Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-10-31
2006-10-31
Baker, Stephen M. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C375S341000, C714S796000
Reexamination Certificate
active
07131054
ABSTRACT:
An apparatus and method are described for normalizing a plurality of state metric values stored in a plurality of accumulators. In one embodiment, normalization logic monitors the each of the state metric values. When all of the values are above a predetermined threshold, the normalization logic subtracts a normalization amount from each of the state metric values. In one embodiment, the normalization amount is incorporated into branch metric calculations at one or more branch metric units. In addition, in one embodiment, different normalization amounts are employed based on the state metric values.
REFERENCES:
patent: 4015238 (1977-03-01), Davis
patent: 4802174 (1989-01-01), Hiraiwa et al.
patent: 5027374 (1991-06-01), Rossman
patent: 5271042 (1993-12-01), Borth et al.
patent: 5291499 (1994-03-01), Behrens et al.
patent: 5295142 (1994-03-01), Hatakeyama
patent: 5327440 (1994-07-01), Fredrickson et al.
patent: 5349608 (1994-09-01), Graham et al.
patent: 5396518 (1995-03-01), How
patent: 5550870 (1996-08-01), Blaker et al.
patent: 5608737 (1997-03-01), Kimura et al.
patent: 5778192 (1998-07-01), Schuster et al.
patent: 5796788 (1998-08-01), Bottomley
patent: 5907586 (1999-05-01), Katsuragawa et al.
patent: 5953383 (1999-09-01), Kojima
patent: 5974095 (1999-10-01), Kitaura et al.
patent: 6005640 (1999-12-01), Strolle et al.
patent: 6049573 (2000-04-01), Song
patent: 6119265 (2000-09-01), Hara
patent: 6122325 (2000-09-01), Mogre et al.
patent: 6125136 (2000-09-01), Jones et al.
patent: 6138265 (2000-10-01), Morelos-Zaragoza et al.
patent: 6141391 (2000-10-01), Morelos-Zaragoza et al.
patent: 6148043 (2000-11-01), Fujimoto
patent: 6157997 (2000-12-01), Oowaki et al.
patent: 6189126 (2001-02-01), Ulmer et al.
patent: 6195642 (2001-02-01), Izumi et al.
patent: 6266687 (2001-07-01), Leyonhjelm et al.
patent: 6278725 (2001-08-01), Rouphael et al.
patent: 6301314 (2001-10-01), Murayama
patent: 6563889 (2003-05-01), Shih et al.
patent: 0 762 777 (1997-03-01), None
patent: WO 00/74264 (2000-12-01), None
patent: WO 01/59937 (2001-08-01), None
Bree et al., “A Bit-Serial Architecture for a VLSI Viterbi Processor”, WESCANEX '88, 1988, pp. 72-77.
Biver et al., “Architectural Design and Realization of a Single-Chip Viterbi Decoder”, INTEGRATION, the VLSI Journal 8 (1989), pp. 3-16.
Bree et al., “A Modular Bit-Serial Architecture for Large Constraint-Length Viterbi Decoding”, IEEE International Conference on Communications, 1990, pp. 1501-1506.
Choi et al., “Viterbi Detector Architecture for High-Speed Optical Storage”, 1997 IEEE TENCON, vol. 1, Dec. 1997, pp. 89-92.
Patent Abstracts of Japan, vol. No. 11, Dec. 26, 1995, & JP 07 226777 A (HITACHI LTD), Aug. 22, 1995, Abstract.
John G. Proakis, Block and Convolutional Channel Codes, Digital Communications, Fourth Edition, pp. 416-547, McGraw-Hill Series in Electrical and Computer Engineering, New York, NY.
“www.inventra.com/inventra/softcore/workshop/MultiRaFiltDes95/” Mentor Graphics, Hardware Design of Decimators/Interpolators, pp. 1-38.
“www.mentor.com/inventra/softcore/workshop/SDmod95/”, Mentor Graphics, Introduction to AD/DA Converters, pp. 1-27.
http://www.mentor.com/inventra/softcore/workshop/SDHWDes95/ Mentor Graphics, Design of the Decimation & Interpolation Filters, pp. 1-57.
http://www.mentor.com/inventra/softcore/workshop/Applications95/ , Mentor Graphics, Sigma Delta Converter Applications, pp. 1-5.
James Tsui, “Frequency Channelization, Digital Techniques for Wideband Receivers,” Second Edition, pp. 363-396, 2001 Artech House, Inc., Norwood, MA.
Zhengdao Wang and Georgios B.Giannakis, “Wireless Multicarrier Communications where Fourier Meets Shannon,” Department of ECE, University of Minnesota, Minneapolis, MN.., pp. 1-21.
E. Verriest, ISEN, “Implementing an Adaptive Noise Canceling System to Enhance Sonar Receiver Performance Using the TMS320C31 DSP,” ESIEE, Paris, Sep. 1996, Texas Instruments, pp. 1-24.
G.A. Shaw, R.A. Ford, J.C. Anderson, B.W. Zueronorfer, A.H. Anderson, “RASSP Benchmark 2 Technical Description,” Massachusetts Institute Of Technology Lincoln Library, 153 pages total.
Marie-Laure Boucheret, Ivar Mortensen and Henri Favaro, “Fast Convolution Filter Banks For Satellite Payloads with On-Board Processing,” IEEE Journal On Selected Areas In Communications, vol. 17, No. 2, Feb. 1999, pp. 238-247.
W.H. Yim and Coakley, “On-Board Processing For KA-Band Applications”, University of Surrey, UK, Publication Date, Feb. 11, 1993., XP 000458011, pp. 225-229.
Hashida Mitsuyoshi, “Hierachical Network Management System and Control Method for Network Management Information,” Patent Abstracts of Japan, Publication No. 07226777.
Greenberg Mark
Shah Manish
Baker Stephen M.
Christensen Kory D.
Digeo, Inc.
Stoel Rives LLP
LandOfFree
Apparatus and method for efficient decoder normalization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for efficient decoder normalization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for efficient decoder normalization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3633780