Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-05-25
2009-12-01
Kerveros, James C (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07627794
ABSTRACT:
An electronic circuit includes multiple computational cores. A test access protocol machine with a core address register and a signal routing control circuit addresses a selected computational core as specified by the core address register and routes output test data from the selected computational core.
REFERENCES:
patent: 6378093 (2002-04-01), Whetsel
patent: 6686759 (2004-02-01), Swamy
patent: 6918057 (2005-07-01), Brophy et al.
patent: 2004/0006729 (2004-01-01), Pendurkar
Cooley Godward Kronish LLP
Kerveros James C
MIPS Technologies Inc.
LandOfFree
Apparatus and method for discrete test access control of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for discrete test access control of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for discrete test access control of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4057672