Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-04-24
2008-10-28
Trimmings, John P (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S726000, C714S030000, C714S034000, C714S707000, C714S701000, C714S724000, C714S744000, C702S089000, C702S106000, C702S125000
Reexamination Certificate
active
07444570
ABSTRACT:
A test system including a device under test (DUT) and a tester, where the DUT includes I/O interface logic and a clock circuit. The clock circuit includes a core clock circuit, a pad clock circuit, a test clock circuit, and a select circuit. The core clock circuit generates a core clock signal enabling full speed operation of core circuitry of the IC during test mode. The pad clock circuit generates a preliminary clock signal suitable for normal operation, and the test clock circuit generates a test clock signal suitable for operating the I/O interface logic during the test mode. The select circuit selects, based on the test signal, between the test clock signal and the preliminary clock signal as the pad clock signal. The tester provides the bus clock signal and indicates the test mode to the DUT via the I/O interface logic.
REFERENCES:
patent: 5673295 (1997-09-01), Read et al.
patent: 5774703 (1998-06-01), Weiss et al.
patent: 5784599 (1998-07-01), Elkhoury
patent: 5805608 (1998-09-01), Baeg et al.
patent: 6195772 (2001-02-01), Mielke et al.
patent: 6201448 (2001-03-01), Tam et al.
patent: 6704892 (2004-03-01), Kurd et al.
patent: 6954097 (2005-10-01), Harrison
patent: 7257756 (2007-08-01), Wolff et al.
patent: 2002/0135393 (2002-09-01), Jones et al.
patent: 2003/0084390 (2003-05-01), Tamarapalli et al.
patent: 2004/0085082 (2004-05-01), Townley
patent: 2005/0210341 (2005-09-01), Chiba et al.
Huffman James W.
Huffman Richard K.
Stanford Gary R.
Trimmings John P
Via Technologies Inc.
LandOfFree
Apparatus and method for controlling frequency of an I/O... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for controlling frequency of an I/O..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for controlling frequency of an I/O... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4009557