Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-01-11
2005-01-11
Abraham, Fetsum (Department: 2826)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S268000, C438S238000, C438S239000, C438S386000, C438S399000
Reexamination Certificate
active
06841438
ABSTRACT:
A memory structure having a vertically oriented access transistor with an annular gate region and a method for fabricating the structure. More specifically, a transistor is fabricated such that the channel of the transistor extends outward with respect to the surface of the substrate. An annular gate is fabricated around the vertical channel such that it partially or completely surrounds the channel. A buried annular bitline may also be implemented. After the vertically oriented transistor is fabricated with the annular gate, a storage device may be fabricated over the transistor to provide a memory cell.
REFERENCES:
patent: 5244824 (1993-09-01), Sivan
patent: 6157060 (2000-12-01), Kerber
patent: 6309919 (2001-10-01), Liu et al.
patent: 6316309 (2001-11-01), Holmes et al.
patent: 6326275 (2001-12-01), Harrington et al.
patent: 6335239 (2002-01-01), Agahi et al.
patent: 6399979 (2002-06-01), Noble et al.
patent: 6486027 (2002-11-01), Noble et al.
Bissey Lucien J.
Duesman Kevin G.
Abraham Fetsum
Fletcher Yodar
Micro)n Technology, Inc.
LandOfFree
Annular gate and technique for fabricating an annular gate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Annular gate and technique for fabricating an annular gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Annular gate and technique for fabricating an annular gate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3368265