Annealing of high-k dielectric materials

Details Annealing of high-k dielectric materials Annealing of high-k dielectric materials

2001-10-25

2003-04-08

Thompson, Craig (Department: 2813)

Semiconductor device manufacturing: process

Coating of substrate containing semiconductor region or of...

Insulative material deposited upon semiconductive substrate

Reexamination Certificate

active

06544906

ABSTRACT:

TECHNICAL FIELD OF THE INVENTION
This invention relates generally to the field of integrated circuit fabrication, and more specifically to a system and method for annealing dielectric materials.
BACKGROUND OF THE INVENTION
Metal oxide semiconductor (MOS) devices, including complementary MOS (CMOS) devices, have continued to decrease in size since their introduction many years ago. During this continuing decrease in feature size, various limitations to continued reduction in size have been encountered and-overcome. However, another such limitation, the thickness of the gate dielectric in a MOS device, is developing. The thickness of gate dielectrics has decreased over the years as new generations of smaller devices have been developed. In the past, silicon dioxide has typically been used as a gate dielectric. However, the continuing decrease in feature size and the resulting decrease in gate dielectric thickness suggests that silicon dioxide will soon no longer be an acceptable material for use as a gate dielectric. This is because the silicon dioxide used in these devices would have to be so thin that leakage current and other electrical defects become a significant problem.
One potential solution to this problem is to replace silicon dioxide (or other similar gate dielectric materials) with dielectric materials having a higher dielectric constant. Due to their higher dielectric constant (k), a thicker layer of such materials may be used to reduce the leakage current while providing similar gate capacitance and other benefits as a thinner layer of silicon dioxide. However, unlike silicon dioxide, such “high-k” materials typically must be deposited as a film instead of being grown. Such deposited films are often not stoichiometric and have defects affecting their electrical properties.
SUMMARY OF THE INVENTION
According to the present invention, disadvantages and problems associated with previous systems and methods for annealing high dielectric constant materials have been substantially reduced or eliminated.
In one embodiment of the present invention, a method for annealing a high dielectric constant (high-k) gate dielectric layer includes placing a wafer including one or more partially formed transistors in an ambient. The ambient may include hydrogen and an oxidizing gas or the ambient may include nitrous oxide. Each transistor includes a high-k gate dielectric layer coupled to a substrate. The method further includes heating the high-k gate dielectric layer to a temperature greater than 650° C. while the gate dielectric layer is in the ambient. The ambient prevents or reduces the formation of lower dielectric constant (lower-k) material between the high-k gate dielectric layer and the substrate.
Technical advantages of the present invention include the provisions of methods for annealing high-k gate dielectric layers that reduce or eliminate the formation of lower-k dielectric materials during the annealing process. Since high-k dielectric materials are often not stoichiometric and have defects affecting their electrical properties, these dielectric materials may be annealed to improve their electrical and physical characteristics and to properly oxidize the high-k gate dielectric material. However, many such annealing processes cause the growth of lower-k dielectric material due, at least in part, to the oxidizing environment. This lower-k dielectric material reduces the effectiveness of the high-k material used as the gate dielectric. Embodiments of the present invention reduce or eliminate the growth of these lower-k materials during the annealing process and thus improve the effectiveness of the high-k gate dielectric material while still allowing the dielectric material to be oxidized during the annealing process.
Other technical advantages are readily apparent to one skilled in the art from the following figures, descriptions, and claims.


REFERENCES:
patent: 4495219 (1985-01-01), Kato et al.
patent: 5436410 (1995-07-01), Jain et al.
patent: 5486488 (1996-01-01), Kamiyama
patent: 5508221 (1996-04-01), Kamiyama
patent: 5622888 (1997-04-01), Sekine et al.
patent: 6150209 (2000-11-01), Sun et al.
patent: 6246105 (2001-06-01), Morozumi et al.
Jang et al. “Method of manufacturing tantalum oxide containing . . . ” Publication No. GB 2347778A Sep. 13, 2000.*
Jinriki et al. “Semiconductor device and its manufacture” Japanese Abstract Publication No. JP362234360A Oct. 14, 1987.*
Yamazaki et al. Japanese Publication No. JP408078694A. Mar. 22, 1996. (Abstract only).*
Van Zant, Peter “Microchip Fabrication” 3rd Ed. Mcgraw-Hill 1997. (pp. 159-160 and 166-170).*
Wolf et al. “Silicon Processing for the VLSI Era” Lattice Press 1986. (pp. 59-60).

Affiliated with

Also associated with

Rating

Annealing of high-k dielectric materials does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Annealing of high-k dielectric materials, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Annealing of high-k dielectric materials will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3069151