Amplifier circuit and semiconductor memory device employing the

Details Amplifier circuit and semiconductor memory device employing the Amplifier circuit and semiconductor memory device employing the

1993-07-22

1994-12-13

LaRoche, Eugene R.

Static information storage and retrieval

Read/write circuit

Differential sensing

36518905, 365190, 365205, 365207, 327 51, G11C 700

Patent

active

053734734

ABSTRACT:
There is provided an improved amplifier circuit responsive to two complementary input signals VI, /VI for providing an amplified output signal VO. In the amplifier circuit, a PMOS transistor and an NMOS transistor alternatingly rendered conductive in response to the input signal VI are connected in series between a power supply potential Vcc and a ground potential. When the input signal VI at a high level is applied, transistor is turned on, while transistor is turned off. Since feedthrough current flowing from the power supply potential towards the ground potential is prevented, the power consumption and operation speed can be improved.

REFERENCES:
patent: 4509147 (1985-04-01), Tanimura
patent: 4845672 (1989-07-01), Watanabe
patent: 4879681 (1989-11-01), Miwa
patent: 4891792 (1990-01-01), Hanamura
patent: 4954992 (1990-09-01), Kumanoya
patent: 5126974 (1992-06-01), Sasaki
patent: 5148063 (1992-09-01), Hotta
patent: 5237533 (1993-08-01), Papaliolios
patent: 5248946 (1993-09-01), Murakami
patent: 5282166 (1994-01-01), Ozaki

Affiliated with

Also associated with

Rating

Amplifier circuit and semiconductor memory device employing the does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Amplifier circuit and semiconductor memory device employing the , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Amplifier circuit and semiconductor memory device employing the will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1197741