Allocation of combined or separate data and control planes

Details Allocation of combined or separate data and control planes Allocation of combined or separate data and control planes

2011-07-05

2011-07-05

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Physical design processing

C716S100000, C716S117000

Reexamination Certificate

active

07975250

ABSTRACT:
A dual mesh interconnect network in a heterogeneous configurable circuit may be allocated between data communication and control communication.

REFERENCES:
patent: 5128871 (1992-07-01), Schmitz
patent: 5848096 (1998-12-01), Shou et al.
patent: 5987490 (1999-11-01), Alidina et al.
patent: 6029212 (2000-02-01), Kessler et al.
patent: 6038386 (2000-03-01), Jain
patent: 6112023 (2000-08-01), Dave et al.
patent: 6195788 (2001-02-01), Leaver et al.
patent: 6226735 (2001-05-01), Mirsky
patent: 6237054 (2001-05-01), Freitag, Jr.
patent: 6260055 (2001-07-01), Sugeno et al.
patent: 6266797 (2001-07-01), Godfrey et al.
patent: 6272188 (2001-08-01), Mobin et al.
patent: 6281703 (2001-08-01), Furuta et al.
patent: 6298319 (2001-10-01), Heile et al.
patent: 6397240 (2002-05-01), Fernando et al.
patent: 6483838 (2002-11-01), Ostman et al.
patent: 6665725 (2003-12-01), Dietz et al.
patent: 6738891 (2004-05-01), Fujii et al.
patent: 6771094 (2004-08-01), Langhammer
patent: 6820102 (2004-11-01), Aldrich et al.
patent: 6839751 (2005-01-01), Dietz et al.
patent: 6915502 (2005-07-01), Schott et al.
patent: 6941538 (2005-09-01), Hwang et al.
patent: 6973135 (2005-12-01), Leyonhjelm et al.
patent: 7039919 (2006-05-01), Hunt
patent: 7072382 (2006-07-01), Dent
patent: 7073159 (2006-07-01), Tsai et al.
patent: 7119576 (2006-10-01), Langhammer et al.
patent: 7200837 (2007-04-01), Stevens
patent: 7424698 (2008-09-01), Honary et al.
patent: 2001/0018733 (2001-08-01), Fujii et al.
patent: 2002/0073380 (2002-06-01), Cooke et al.
patent: 2003/0105799 (2003-06-01), Khan et al.
patent: 2004/0006584 (2004-01-01), Vandeweerd
patent: 2004/0090964 (2004-05-01), Reed et al.
patent: 2004/0095907 (2004-05-01), Agee et al.
patent: 2004/0107332 (2004-06-01), Fujii et al.
patent: 2004/0153625 (2004-08-01), Fujii et al.
patent: 2004/0172476 (2004-09-01), Chapweske
patent: 2004/0187088 (2004-09-01), Cambonie
patent: 2004/0194048 (2004-09-01), Arnold
patent: 2004/0250046 (2004-12-01), Gonzalez et al.
patent: 2004/0258069 (2004-12-01), Serbest et al.
patent: 2005/0021578 (2005-01-01), Chen
patent: 2005/0025222 (2005-02-01), Underbrink et al.
patent: 2005/0044195 (2005-02-01), Westfall
patent: 2005/0138323 (2005-06-01), Snyder
patent: 2005/0149890 (2005-07-01), Tsai et al.
patent: 2005/0187998 (2005-08-01), Zheng et al.
patent: 2005/0193357 (2005-09-01), Honary et al.
patent: 2005/0203988 (2005-09-01), Nollet et al.
patent: 2005/0223110 (2005-10-01), Honary et al.
patent: 2005/0229139 (2005-10-01), Tsai et al.
patent: 2005/0229140 (2005-10-01), Tsai et al.
patent: 1311073 (2003-05-01), None
patent: 1315335 (2003-05-01), None
patent: 2000224025 (2000-08-01), None
patent: 2001312481 (2001-11-01), None
patent: 2003-244249 (2003-08-01), None
patent: WO-0038087 (2000-06-01), None
patent: WO-2005094016 (2005-10-01), None
patent: WO-2005094016 (2005-10-01), None
patent: WO-2005098649 (2005-10-01), None
patent: WO-2005098649 (2005-10-01), None
patent: WO-2005098685 (2005-10-01), None
patent: WO-2005098685 (2005-10-01), None
Final Office Action from Corresponding Japan application P2006-554116, filed Feb. 27, 2004. Office Action Issued Jan. 25, 2010.
Tsui, E. et al., “A New Distributed DSP Architechture Based on the Intel IXS for Wireless Client and Infrastructure”,Hot chips 14, Conf. record Session 7:digital signal processors, Aug. 20, 2002, 1-17.
Compton, K. H., “Reconfigurable Computing: A Survey of Systems and Software”,ACM Computing Surveys, 34(2), (Jun. 2002),171-210.
Lettieri, P. et al., “Adaptive Frame Length Control for Improving Wireless Link Throughput Range, and Energy Efficiency”,Infocom'98, 17th annual joint conf.of the IEEE Computer&communicationss societies, 2, (Mar. 29, 1998),564-571.
Gilfeather, P. et al., “Fragmentation and High Performance IP”,Parellel abd distributed processing symposium, ISSN:0-7695-0990-8,(Apr. 23, 2001), 1690-1697.
Chandramenon, G. P., et al., “Reconsidering Fragmentation and Reassembly”,proceedings of the 17th Annual ACM symposium on priciples of distributed computing, (Jun. 28, 1998),21-29.
Albanesi, M. G., et al., “A VLSI 128-Processor Chip for Multiresolution Image Processing”,Proceedings of the First International Conference on Ischia, (May 2, 1994),296-307.
Zhang, et al., “Interconnect Architecture Exploration for Low-Energy Reconfigurable Single-Chip DSPs”,VLSI, 99, Proceedings, IEEE Computer Society Workshop on Orlando, FL, (Apr. 8, 1999),2-8.
Marescaux, T. et al., “Networks on Chip as Hardware Components of an OS for Reconfigurable Systems”,Field-Programmable Logic and Applications, 13th International Conference, vol. 2778, (2003),595-605.
Blume, H. et al., “Model-based Exploration of the Design Space for Heterogeneous System on Chip”,Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2002., XP010601457,(Jul. 17, 2002), 29-40.
Sciuto, D. et al., “Metrics for Design Space Exploration of Heterogeneous Multiprocessor embedded Systems”,Proceedings of the 10th International Workshop on Hardware/Software Codesign, XP002317354,(May 6, 2002),55-60.
Parameswaram, S. et al., “Profiling in the ASP Codesign Environment”,Journal of Systems Architcture, Elsevier Science Publishers BV, 46(14), XP004224625,(Dec. 1, 2000),1263-1274.
Ahmadinia, A. et al., “Temporal Task Clustering for Online Placement on Reconfigurable Hardware”,Field-Programmable Technology(FPT), 2003.Proceedings IEEE International Conference, XP010688364,(Dec. 15, 2003),359-362.
International Search Report and Written Opinion of the International Searching Authority; Dated Dec. 6, 2005; PCT/US2005/010387, 16 pgs.
Benini, L. et al., “System-Level Power Optimization: Techniques and Tools”,ACM Transactions on Design Automation of Electronic Systems, 5(2), (Apr. 2000),115-192.

Affiliated with

Also associated with

Rating

Allocation of combined or separate data and control planes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Allocation of combined or separate data and control planes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Allocation of combined or separate data and control planes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2677661