Alignment and orientation features for a semiconductor package

Details Alignment and orientation features for a semiconductor package Alignment and orientation features for a semiconductor package

2000-01-21

2003-06-10

Fahmy, Wael (Department: 2814)

Active solid-state devices (e.g., transistors, solid-state diode

Alignment marks

C251S315040, C251S315040, C251S315040

Reexamination Certificate

active

06577019

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to semiconductor devices and, in particular, relates to a semiconductor device comprising a semiconductor die having a first plurality of bonding pads, and a lead frame having a second plurality of bonding pads, wherein the first bonding pads are connected to the second bonding pads by an automated wire bonding system.
2. Description of the Related Art
Advances in semiconductor processing methods continually provide modular semiconductor devices with increased circuit density and, thus, increased functionality. As a result, such devices are formed with reduced packaging sizes having increased numbers of conducting paths extending therefrom. Consequently, the problems associated with providing electrical connection to such devices are becoming increasingly apparent as will now be described in greater detail.
The typical semiconductor device comprises an extremely small semiconductor die encapsulated within a protective packaging material. In particular, the semiconductor die comprises electronic circuitry formed in a high density configuration. Such semiconductor dice include a plurality of circuit elements, such as transistors, diodes, resistors and capacitors, having sub-micron level dimensions. Furthermore, the circuit elements are electrically interconnected within the die in a preferred manner so as to provide the semiconductor die with a desired set of performance characteristics.
The typical semiconductor die is usually provided with a first plurality of wire bonding surfaces, otherwise referred to hereinbelow as bonding pads. In particular, the bonding pads are adapted to bond with first ends of a plurality of interconnecting conducting wires so that the first ends of the conducting wires are mechanically and electrically coupled to the first bonding pads. Additionally, the first bonding pads are arranged in a high density configuration on a surface of the die such that the pads are electrically coupled to specific circuit nodes within the die.
The typical semiconductor device further comprises a lead frame that provides the device with exposed leads that extend outside of the packaging material and that electrically couple with the circuit nodes of the encapsulated die. In particular, the lead frame usually includes a die mounting platform, otherwise known as a die paddle, which is adapted to fixedly support the die with respect to the lead frame. The lead frame of the typical semiconductor device further comprises a plurality of lead fingers which are disposed in a generally radial pattern around the die paddle so that the die mounted on the die paddle and the lead fingers are initially disposed in a generally common plane. Moreover, the lead fingers outwardly extend from first ends positioned at the interior of the packaging material adjacent the die paddle to second ends positioned at the exterior of the packaging material. Furthermore, a second plurality of bonding pads akin to the first bonding pads are usually located at the first ends of the lead fingers. Moreover, as will be described in greater detail below, the conducting wires are attached between the first and second bonding pads in a wire bonding process so as to electrically couple the first pads with the second pads.
Following the wire bonding process, the die is encapsulated within the packaging material which is typically formed with a rectangular shape. Furthermore, in addition to encapsulating the die, the packaging material also encapsulates the die paddle and the first ends of the lead fingers of the lead frame. However, the second ends of the lead fingers are positioned outside of the packaging material so that they are the exposed leads of the semiconductor device. Moreover, the exposed leads are typically bent so that each lead is positioned adjacent an exterior surface of the packaging material in a flush manner and so that the leads do not contact each other. Thus, since the conducting wires electrically couple the first and second bonding pads, the exposed leads are electrically coupled with the circuit nodes of the die.
Usually, each of the interconnecting conducting wires extending between the lead frame and the die are sequentially installed by an automated wire bonding system prior to encapsulation of the die. In particular, the typical wire bonding system is adapted to position the first end of a particular conducting wires adjacent the corresponding first bonding pad of the die in a flush manner. The wire bonding system is also adapted to bond the first end of the conducting wire to the corresponding first bonding pad so that the first end is fixedly attached thereto. Furthermore, the wire bonding system is adapted to position the second end of the conducting wires adjacent the corresponding second bonding pad of the lead frame in a flush manner and subsequently bond the second end thereto.
To determine the relative positions of the first and second bonding pads with respect to the wire bonding system, the typical automated wire bonding system utilizes an imaging device to obtain a digitized image of the lead frame having the die mounted thereto. In particular, the image is scanned by a processor which attempts to identify particular features of the die and lead frame. More particularly, the relative positions of the first bonding pads are determined by locating the die within the image. Furthermore, the positions of the second bonding pads of the lead frame are usually determined by identifying and locating the first end of at least one of the lead fingers of the lead frame within the image as disclosed in U.S. Pat. No. 5,350,106 to Fogal. Moreover, since the first ends of the lead fingers are fixedly positioned with respect to each other in a predefined manner, the positions of the remaining second bonding pads are determined by referencing the position of the first end of the at least one identified lead finger.
However, with the advent of increased circuit density, lead frames are required to accommodate greater numbers of lead fingers in higher density configurations. In particular, the increased density of the lead fingers requires their first ends and, thus, the second bonding pads formed thereon to be formed with reduced dimensions. Consequently, since it is generally not practical to provide relatively small bonding pads with a distinctive shape, the first ends of the lead fingers are often formed with nearly identical geometries. Thus, it is becoming increasingly difficult to correctly distinguish the first ends of the lead fingers of the lead frame from each other. As a result, automated wire bonding systems are increasingly having difficulties in identifying the lead fingers to connect the appropriate wirebonds.
For example, while attempting to identify the first end of the first lead finger of a high density lead frame, it is possible that the typical wire bonding system could mistakenly identify the first end of a neighboring second lead finger having a geometry similar to that of the first lead finger. Thus, the position of the first end of the first lead finger will be incorrectly determined. Furthermore, since the wire bonding system uses the position of the first end of the first lead finger to determine the positions of the first ends of the remaining lead fingers, the wire bonding system will incorrectly determine the positions of the first ends of the remaining lead fingers. Consequently, since the wire bonding system is unable to properly connect the first and second bonding pads together, the semiconductor device will not provide the desired electrical characteristics.
Another shortcoming of prior art wire bonding systems is that they utilize lead frames that provide an insufficient indication of the orientation of the lead frame. In particular, it is possible for the lead frame to be mistakenly oriented within the wire bonding system in a rotated manner such that the lead frame is rotated by 180 degrees about an axis that extends perpendicularly from the plane of the lead frame.

Affiliated with

Also associated with

Rating

Alignment and orientation features for a semiconductor package does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Alignment and orientation features for a semiconductor package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Alignment and orientation features for a semiconductor package will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3161207