Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-09-05
2010-12-14
Doan, Nghia M (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C703S003000, C703S013000, C703S014000, C714S740000, C714S741000
Reexamination Certificate
active
07853908
ABSTRACT:
An Algorithmic Reactive Testbench (ART) system is provided for the simulation/verification of an analog integrated circuit design. The ART system is a high level simulation/verification environment with a user program in which one or more analog testbenches are instantiated and operated as prescribed in an algorithmic reactive testbench program, and the properties of the unit testbenches (test objects) can be influenced by prior analysis of themselves or other tests. The test object may also contain various properties including information reflecting the status of the test object. The modification of a property of a test object is an act of communication in the ART system from the algorithmic reactive testbench program to the test object.
REFERENCES:
patent: 7191112 (2007-03-01), Demler et al.
patent: 2003/0103137 (2003-06-01), Espertshuber et al.
patent: 2004/0044509 (2004-03-01), Demler et al.
patent: 2007/0214438 (2007-09-01), Chen et al.
Berigei Rajesh R.
Bucholz Alan P.
Kim Jang Dae
Li Hui X.
Martinez Steve A.
Dergosits & Noah LLP
Doan Nghia M
National Semiconductor Corporation
LandOfFree
Algorithmic reactive testbench for analog designs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Algorithmic reactive testbench for analog designs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Algorithmic reactive testbench for analog designs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4155577