Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having junction gate
Reexamination Certificate
2009-01-07
2010-06-15
Richards, N Drew (Department: 2895)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having junction gate
C438S199000, C438S223000, C438S238000, C438S329000, C438S365000, C257S077000, C257S192000, C257S273000, C257S339000, C257SE21033, C257SE21036
Reexamination Certificate
active
07736962
ABSTRACT:
A junction field effect transistor comprises an insulating layer formed in a substrate. A source region of a first conductivity type is formed on the insulating layer, and a drain region of the first conductivity type is formed on the insulating layer and spaced apart from the drain region. A channel region of the first conductivity type is located between the source region and the drain region and formed on the insulating layer. A gate region of the second conductivity type surrounds all surfaces of a length of the channel region such that the channel region is embedded within the gate region.
REFERENCES:
patent: 3755012 (1973-08-01), George et al.
patent: 2008/0308816 (2008-12-01), Miller et al.
Baker & Botts L.L.P.
Lee Kyoung
Richards N Drew
SuVolta, Inc.
LandOfFree
Advanced JFET with reliable channel control and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Advanced JFET with reliable channel control and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Advanced JFET with reliable channel control and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4164516