Electrical computers and digital processing systems: memory – Address formation – Address mapping
Reexamination Certificate
2006-12-13
2010-02-02
Chace, Christian P (Department: 2187)
Electrical computers and digital processing systems: memory
Address formation
Address mapping
C711S217000, C710S003000
Reexamination Certificate
active
07657724
ABSTRACT:
Methods and apparatus to improve addressing of device resources in variable page size environments are described. In one embodiment, an address conversion logic (which may be provided within a chipset in an embodiment) may convert a first address into a second address based on a difference between a first memory page size and the second memory page size. Other embodiments are also disclosed.
REFERENCES:
patent: 6009488 (1999-12-01), Kavipurapu
patent: 6012132 (2000-01-01), Yamada et al.
patent: 6526459 (2003-02-01), Campbell et al.
patent: 6725289 (2004-04-01), Waldspurger et al.
patent: 7370174 (2008-05-01), Arizpe et al.
patent: 7409485 (2008-08-01), Sartin
patent: 2007/0136554 (2007-06-01), Biran et al.
“PCI Express Enhances Performance in Ethernet Networks”,Technology@Intel Magazine, (Nov. 2005), 9 pgs.
“PCI Express Ethernet Networking”,Intel PRO Network Adapters, (Sep. 2005), 6 pgs.
Abramson, Darren , et al., “Intel Virtualization Technology for Directed I/O”,Intel Technology Journal, vol. 10,Issue 03, ISSN 1535-864X, DOI: 10.535/itj.1003, (Aug. 10, 2006), 16 pgs.
Caven & Aghevli LLC
Chace Christian P
Farrokh Hashem
Intel Corporation
LandOfFree
Addressing device resources in variable page size environments does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Addressing device resources in variable page size environments, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Addressing device resources in variable page size environments will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4158828