Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2000-05-18
2004-11-02
Tu, Christine T. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S714000
Reexamination Certificate
active
06813741
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to memory devices generally and, more particularly, to an address counter test mode for a memory device.
BACKGROUND OF THE INVENTION
When testing a memory device, it is generally necessary to test several different memory array patterns on a RAM device to ensure correct functionality. Each memory array pattern requires a large number of test vectors. Memory testers typically have specialized logic that is used to generate the memory array test patterns automatically, with very little vector memory requirement. General purpose logic testers (e.g., those used for testing dual-port SRAMs or embedded SRAMs) typically do not have the test capability to provide the number of test patterns required. As a result, a large memory on the tester device may be required to test the memory array. By implementing the vectors on the memory of the tester device, long test times may be required (generally caused by the additional time needed to load more than one vector data block to the tester) or expensive vector memory expansion may be required. A pseudo-random address generator is sometimes used to reduce the memory overhead or test time. However, a pseudo-random address generator does not give full coverage of all required memory array addressing sequences.
Conventional approaches to testing memories may include (i) built-in address counters in the memory device being tested allow cycling through all addresses in a linear sequence, (ii) memory testers used to generate array patterns and (iii) additional CT memory that may be added to logic testers to enable larger vector sets without the need to reload vectors during testing, however the additional memory adds expense to the tester device.
SUMMARY OF THE INVENTION
The present invention concerns a memory having a circuit including a built-in address counter with a test mode. The address counter may be used to generate the memory array addressing for the different array test patterns. The circuit may comprise a logic circuit and a counter circuit. The logic circuit may be configured to generate one or more control signals in response to one or more control inputs. The counter circuit may be configured to generate a first counter output and a second counter output in response to (i) the control outputs and (ii) one or more inputs. The counter may comprise a first portion configured to generate the first counter output and a second portion configured to generate the second counter output.
A second aspect of the present invention concerns a circuit comprising a memory element, a first gate circuit, and an increment circuit. The memory element may be configured to generate a counter output in response to (i) a clock input and (ii) a first input. The first circuit may be configured to present the first input in response to (i) a control input and (ii) an increment input. The increment circuit may be configured to present the increment input in response to the counter output.
The objects, features and advantages of the present invention include providing a memory array having a built-in address generator that may assert a test mode to generate a number of address sequences for testing the array without a speed penalty and using a minimum of chip real estate.
REFERENCES:
patent: 4293950 (1981-10-01), Shimizu et al.
patent: 4300234 (1981-11-01), Maruyama et al.
patent: 4384348 (1983-05-01), Nozaki
patent: 4402081 (1983-08-01), Ichimiya et al.
patent: 4414665 (1983-11-01), Kimura et al.
patent: 4442519 (1984-04-01), Jones et al.
patent: 4532628 (1985-07-01), Matthews
patent: 4701919 (1987-10-01), Naitoh et al.
patent: 4797886 (1989-01-01), Imada
patent: 5473616 (1995-12-01), Tsutsui et al.
patent: 5477494 (1995-12-01), Miyagawa et al.
patent: 5479466 (1995-12-01), Kim
patent: 5799053 (1998-08-01), Park
patent: 5805514 (1998-09-01), Iwakiri
patent: 5818772 (1998-10-01), Kuge
patent: 5854801 (1998-12-01), Yamada et al.
patent: 5940875 (1999-08-01), Inagaki et al.
patent: 6011748 (2000-01-01), Lepejian et al.
patent: 6019501 (2000-02-01), Okazaki
patent: 6078637 (2000-06-01), Ansel et al.
patent: 6148424 (2000-11-01), Tsutsui
Ansel George M.
Carlson Michael D.
Fan Junfei
Gossett Jeffrey W.
Hawkins Andrew L.
Cypress Semiconductor Corp.
Maiorana P.C. Christopher P.
Tu Christine T.
LandOfFree
Address counter test mode for memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Address counter test mode for memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Address counter test mode for memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3363804