Compositions – Etching or brightening compositions
Reexamination Certificate
2000-10-23
2003-05-27
Utech, Benjamin L. (Department: 1765)
Compositions
Etching or brightening compositions
C252S079200, C252S079400, C252S079500
Reexamination Certificate
active
06569349
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates generally to the fabrication of semiconductor devices and to polishing and planarizing of substrates.
2. Background of the Related Art
Reliably producing sub-half micron and smaller features is one of the key technologies for the next generation of very large scale integration (VLSI) and ultra large scale integration (ULSI) of semiconductor devices. However, as the fringes of circuit technology are pressed, the shrinking dimensions of interconnects in VLSI and ULSI technology has placed additional demands on the processing capabilities. The multilevel interconnects that lie at the heart of this technology require precise processing of high aspect ratio features, such as vias, contacts, lines, and other interconnects. Reliable formation of these interconnects is important to VLSI and ULSI success and to the continued effort to increase circuit density and quality of individual substrates and die.
In order to further improve the current density of semiconductor devices on integrated circuits, it has become necessary to use conductive materials having low resistivity for conductors and dielectric materials having a low dielectric constant (low k, defined herein as having dielectric constants, k, less than about 4) as insulating layers to reduce the capacitive coupling between adjacent interconnects. Increased capacitative coupling between layers can detrimentally affect the operation of semiconductor devices.
As such, low resistivity materials, such as copper, and low k dielectric materials, such as carbon doped silicon oxides or other organic-inorganic dielectric materials, are being used to form semiconductor features. For example, copper is utilized in dual damascene structures where vertical and horizontal interconnects of a dual damascene feature definition are etched out of the low k material. A diffusion barrier material and then are deposited therein, and the upper surface of the substrate is polished to form the dual damascene feature. Polishing removes both the copper and the low k dielectric material to produce a planarized surface suitable for further processing of the substrate. As a result, chemical mechanical polishing is being used to provide planarization of the substrate, and new processes and compositions are being developed to improve removal of substrate materials, such as the low k dielectric materials.
Conventionally, in polishing copper features, such as in a dual damascene structure, the copper material is polished to the barrier layer, and then the barrier layer is polished to the underlying dielectric layer to form the dual damascene feature. One challenge which is presented in polishing dielectric materials is that dielectric materials are often removed at different rates in comparison to the copper material and barrier material with different compositions and in different applications. For example, in a selective polishing process during barrier removal for copper damascene structures, a high barrier removal rate and low dielectric removal rate is desired to minimize total metal loss. In a non-selective process, a high removal rate of both the barrier layer and the low k dielectric material is desired to achieve good planarization. In other applications, such as where the logic and memory chips are integrated, a much higher removal rate of the low k dielectric films in comparison to the surrounding material is needed. Conventional compositions typically remove dielectric materials at relatively low rates compared to surrounding materials, such as conductive materials or metals.
Therefore, there exists a need for a method and related polishing composition which facilitates the removal of dielectric materials at desired rates for different manufacturing applications.
SUMMARY OF THE INVENTION
The invention generally provides a method and composition for planarizing a substrate surface with controllable removal rates of low k dielectric materials. In one aspect, the invention provides a composition for planarizing a substrate, the composition comprising one or more chelating agents, one or more oxidizers, one or more corrosion inhibitors, a polar solvent, and deionized water. The composition may further include one or more surfactants, one or more agents to adjust the pH of the composition. The CMP composition may also include an abrasive particle concentration of about 10 wt. % or less.
In another aspect, the invention provides a method for removing at least a portion of a material from a substrate surface, the method comprising planarizing the substrate surface using a composition including a polar solvent. The composition further comprises one or more surfactants, one or more chelating agents, one or more oxidizers, one or more corrosion inhibitors, deionized water, and may optionally include one or more agents to adjust the pH of the composition and/or abrasive particles.
Another aspect of the invention provides a method for processing a substrate, comprising forming an aperture in a low k dielectric layer disposed on the surface of a substrate, depositing a barrier layer on the dielectric layer and in the aperture, depositing a metal layer on the barrier layer to fill the aperture, and planarizing the substrate using a composition including, a polar solvent, one or more chelating agents, one or more oxidizers, one or more corrosion inhibitors, and deionized water. The method may further include a composition further containing one or more surfactants, one or more agents to adjust the pH of the composition or abrasive particles.
REFERENCES:
patent: 4169337 (1979-10-01), Payne
patent: 4588421 (1986-05-01), Payne
patent: 4752628 (1988-06-01), Payne
patent: 4867757 (1989-09-01), Payne
patent: 5264010 (1993-11-01), Brancaleoni et al.
patent: 5476411 (1995-12-01), Held, III
patent: 5614444 (1997-03-01), Farkas et al.
patent: 5700383 (1997-12-01), Feller et al.
patent: 5738574 (1998-04-01), Tolles et al.
patent: 5738800 (1998-04-01), Hosali et al.
patent: 5756398 (1998-05-01), Wang et al.
patent: 5769689 (1998-06-01), Cossaboon et al.
patent: 5770095 (1998-06-01), Sasaki et al.
patent: 5840629 (1998-11-01), Carpio
patent: 5866031 (1999-02-01), Carpio et al.
patent: 5876508 (1999-03-01), Wu et al.
patent: 5911835 (1999-06-01), Lee et al.
patent: 5932486 (1999-08-01), Cook et al.
patent: 5958794 (1999-09-01), Bruxvoort et al.
patent: 5981454 (1999-11-01), Small
patent: 5985748 (1999-11-01), Watts et al.
patent: 6033993 (2000-03-01), Love, Jr. et al.
patent: 6039891 (2000-03-01), Kaufman et al.
patent: 6042741 (2000-03-01), Hosali et al.
patent: 6043155 (2000-03-01), Homma et al.
patent: 6046110 (2000-04-01), Hirabayashi et al.
patent: 6054379 (2000-04-01), Yau et al.
patent: 6068879 (2000-05-01), Pasch
patent: 6074949 (2000-06-01), Schonauer et al.
patent: 6077337 (2000-06-01), Lee
patent: 6083840 (2000-07-01), Mravic et al.
patent: 6096652 (2000-08-01), Watts et al.
patent: 6099394 (2000-08-01), James et al.
patent: 6117775 (2000-09-01), Kondo et al.
patent: 6117783 (2000-09-01), Small et al.
patent: 6121143 (2000-09-01), Messner et al.
patent: 6156661 (2000-12-01), Small
patent: 6159076 (2000-12-01), Sun et al.
patent: 6187216 (2001-02-01), Dryer et al.
patent: 6194317 (2001-02-01), Kaisaki et al.
patent: 6217416 (2001-04-01), Kaufman et al.
patent: 6238592 (2001-05-01), Hardy et al.
patent: 6241586 (2001-06-01), Yancey
patent: 6258721 (2001-07-01), Li et al.
patent: 6270393 (2001-08-01), Kubota et al.
patent: 6277015 (2001-08-01), Robinson et al.
patent: 6348076 (2002-02-01), Canaperi et al.
patent: 6348725 (2002-02-01), Cheung et al.
patent: 6383934 (2002-05-01), Sabde et al.
patent: 6420327 (2002-07-01), Machac et al.
patent: 6447563 (2002-09-01), Mahulikar
patent: 0 659 858 (1995-06-01), None
patent: 0 846 742 (1998-06-01), None
patent: 0 913 442 (1999-05-01), None
patent: WO 98/49723 (1998-11-01), None
patent: 00/00561 (2000-01-01), None
patent: WO 00/30159 (2000-05-01), None
patent: WO 00/36037 (2000-06-01), None
patent: WO 00/49647 (2000-08-01), None
patent: WO 00/53691 (2
Bajaj Rajeev
Redeker Fred C.
Wang Yuchun
Applied Materials Inc.
Moser Patterson & Sheridan
Tran Binh X.
Utech Benjamin L.
LandOfFree
Additives to CMP slurry to polish dielectric films does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Additives to CMP slurry to polish dielectric films, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Additives to CMP slurry to polish dielectric films will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3070840