Electrical computers and digital processing systems: processing – Processing control – Specialized instruction processing in support of testing,...
Reexamination Certificate
1999-03-12
2003-02-25
Maung, Zarni (Department: 2154)
Electrical computers and digital processing systems: processing
Processing control
Specialized instruction processing in support of testing,...
C710S260000
Reexamination Certificate
active
06526501
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates to adapter devices, especially adapter devices for use in debugging.
Single chip microcomputers are known including external communication ports so that the chip may be connected in a network, including for example connection to a host microcomputer for use in debugging routines. Such systems are also known in which each of the interconnected microcomputer chips has its own local memory. For speed of communication on on-chips it is common for bit packets to be transmitted between modules on a chip in a bit parallel format. However problems arise in both power consumption and available pin space in providing for external off-chip communications in the same parallel bit format as that used on-chip. Such microcomputers require access to instruction or code sequences and for efficient operation it is desirable for the instructions to be retrievable from locations within the address space of the CPU. One approach described in co-pending European patent application number 97308517.8 is to provide an on-chip external communication port forming part of the memory address space of the CPU from which instructions may be fetched and which translates between a parallel format on-chip and a less parallel format for off-chip communications. By itself, however, this approach does not address the following problem. When an external computer is linked to the external communication port, the performance of the system may be poor if a single communication protocol runs all the way from the chip to the external computer. This is because the on-chip protocol is typically a low-level protocol of a lower latency than the protocols that are most suitable for use at the external computer. Also, the on-chip protocol can be electrically fragile, and unreliable if run over greater lengths than around 1.5 m. This imposes a physical limitation on the debugger if the on-chip protocol is used all the way from the chip to the external computer.
SUMMARY OF THE INVENTION
According to the present invention there is provided an adapter device for assisting debugging of a microprocessor on a single integrated circuit chip, the integrated circuit chip comprising an on-chip CPU with a plurality of registers, a communication bus providing a parallel communication path between the CPU and a first memory local to the CPU, and an external communication port connected to the said bus on the integrated circuit chip, the communication port having an internal connection to the said bus of an internal parallel signal format and an external connection to the adapter unit of a first external format less parallel than the said internal format; the adapter device comprising a first communication unit for connection to the communication port with the first external format; a second communication unit for connection to an external computer device with a second external format having a higher latency than the first external format; a second memory local to the adapter device; and a processing unit local to the adapter device and operable: (a) in a first mode to translate between the first external format and the second external format to allow the external computer device to communicate directly with the communication port; (b) in a second mode to connect the second communication unit to the second memory to allow the external computer device to access the second memory; and (c) in a third mode to execute instructions stored in the second memory to transmit data via the first communication unit to the communication port.
The communications port suitably forms part of the memory address space of the CPU. Then, the second memory preferably forms part of the address space allocated to the port. The adapter device preferably stores data specifying the mapping of the memory address space formed by the port on to the memory address space in the second memory. The external computer suitably has a third memory which forms part of the address space allocated to the port. Then the adapter device suitably stores data specifying the mapping of the memory address space formed by the port on to the memory address space in the third memory.
The adapter device may comprise a third communication unit for connection to a second external computer device with the second external format. The processing unit local to the adapter device is suitably operable to allow the second external computer device to communicate directly with the communication port.
REFERENCES:
patent: 3939455 (1976-02-01), Toyosawa
patent: 4306285 (1981-12-01), Moriya et al.
patent: 4315308 (1982-02-01), Jackson
patent: 4881228 (1989-11-01), Shouda
patent: 4964033 (1990-10-01), Williams
patent: 5243698 (1993-09-01), May
patent: 5298921 (1994-03-01), Gulick
patent: 5353419 (1994-10-01), Touch et al.
patent: 5426769 (1995-06-01), Pawloski
patent: 5440698 (1995-08-01), Sindhu et al.
patent: 5442800 (1995-08-01), Okamura
patent: 5525971 (1996-06-01), Flynn
patent: 5544311 (1996-08-01), Harenberg et al.
patent: 5574932 (1996-11-01), Sato et al.
patent: 5581779 (1996-12-01), Hall et al.
patent: 5586336 (1996-12-01), Nakamura et al.
patent: 5669012 (1997-09-01), Shimizu et al.
patent: 5687179 (1997-11-01), Whetsel, Jr. et al.
patent: 5701488 (1997-12-01), Mulchandani et al.
patent: 5724603 (1998-03-01), Nishiguchi
patent: 5892897 (1999-04-01), Carlson
patent: 5928354 (1999-07-01), Umeki et al.
patent: 5930819 (1999-07-01), Hetherington et al.
patent: 5943498 (1999-08-01), Yano et al.
patent: 5978937 (1999-11-01), Miyamori et al.
patent: 6134481 (2000-10-01), Warren
patent: 6175914 (2001-01-01), Mann
patent: 6185732 (2001-02-01), Mann et al.
patent: 6189052 (2001-02-01), Nilsson et al.
patent: 6189140 (2001-02-01), Madduri
patent: 6301657 (2001-10-01), Jones et al.
patent: 6314530 (2001-11-01), Mann
patent: 6356960 (2002-03-01), Jones et al.
patent: 0 652 516 (1995-05-01), None
patent: 0720092 (1996-03-01), None
patent: 0820011 (1998-01-01), None
patent: 0840223 (1998-06-01), None
patent: WO 91/17505 (1991-05-01), None
patent: WO 96/38789 (1996-12-01), None
Lawday, G., “Fully Buffered Real-Time Ice For Multiprocessing,” Electronic Engineering, vol. 63, No. 770, Feb. 1, 1991, p. 67, 69, 71, XP000208113.
Standard Search Report dated Sep. 23, 1997 in United Kingdom application Nos. GB9622684.0 and GB9627102.8.
Byte, vol. 19, No. 6, Jun. 1, 1994, pp. 57-64, Multimedia Powerhouse, Karl M. Guttag.
Standard Search Report dated Sep. 23, 1997 in United Kingdom application Nos. GB9622684.0 and GB9627089.7.
Tocci and Widmer, “Digital Systems, Principles and Applications”, Printice Hall, pp. 384-392 Seventh edition, Jun. 27, 1997.
Standard Search Report from European Patent Office dated Oct. 9, 1998.
Gonzales, D.R., “Using The Motorola DSP On-Chip Emulation Circuit,” Wescon Technical Papers, vol. 36, Nov. 17, 1992, pp. 680-686, XP000350135.
Beckers, F., “Umstieg Auf IDT's R3041 Risc-Prozessoren,” F & M Feinwerktechnik Miktrotechnik Mikroelektronik, vol. 104, No. 5, May 1, 1996, pp. 344/345, XP000592216.
Edwards David Alan
Jones Andrew Michael
Chang Jung-won
Maung Zarni
Morris James H.
Skrivanek, Jr. Robert A.
STMicroelectronics Limited
LandOfFree
Adapter for a microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Adapter for a microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adapter for a microprocessor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3166447