Electrical computers and digital processing systems: processing – Processing control – Specialized instruction processing in support of testing,...
Reexamination Certificate
2011-03-08
2011-03-08
Huisman, David J (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Specialized instruction processing in support of testing,...
C714S030000
Reexamination Certificate
active
07904701
ABSTRACT:
Provided are a method and system for activating a design test mode in a graphics card having multiple execution units. A design test mode is activated in a graphics module comprising multiple execution units coupled to a cache on a bus. The bus is configured to return test instructions from the cache to the execution units in response to a request from one execution unit for the test instructions from the cache in the design test mode. The execution units execute the test instructions during the design test mode. Interrupts are prevented during the design test mode.
REFERENCES:
patent: 5210864 (1993-05-01), Yoshida
patent: 5226149 (1993-07-01), Yoshida et al.
patent: 5377200 (1994-12-01), Pedneau
patent: 5630157 (1997-05-01), Dwyer, III
patent: 5732209 (1998-03-01), Vigil et al.
patent: 6088823 (2000-07-01), Ayres et al.
patent: 6385747 (2002-05-01), Scott et al.
patent: 6421794 (2002-07-01), Chen et al.
patent: 6760865 (2004-07-01), Ledford et al.
patent: 6925584 (2005-08-01), Padwekar et al.
patent: 6975954 (2005-12-01), Mak et al.
patent: 7139954 (2006-11-01), Korhonen
patent: 7149921 (2006-12-01), Zorian et al.
patent: 7185295 (2007-02-01), Park et al.
patent: 7213170 (2007-05-01), Shidla et
patent: 7290289 (2007-10-01), Janke et al.
patent: 2007/0011535 (2007-01-01), Anzou et al.
patent: 2009/0024876 (2009-01-01), Arora et al.
patent: 2009/0024892 (2009-01-01), Bussa et al.
patent: 2009/0177445 (2009-07-01), Capps, Jr. et al.
patent: 2009/0198964 (2009-08-01), Xiao et al.
Carbine, A., and D. Feltham, “Pentium Pro Processor Design for Test and Debug”, IEEE Design and Test of Computers, vol. 15, Issue 3, Jul.-Sep. 1998, pp. 77-82.
McGuire, M., “The G3D Graphics Engine: Advanced Language Features for Simplicity and Safety in a Graphics API”, [online], Nov. 1, 2004, [retrieved on Apr. 27, 2007], retrieved from the Internet at <URL: http://www.ddj.com/dept/cpp/184401883>, 6 pp.
Parvathala, P., K. Maneparambil, and W. Lindsay, “FRITS- A Microprocessor Functional BIST Method”, Proceedings of the 2002 IEEE International Test Conference, Paper 21.3, 2002, pp. 590-598.
US Patent Application, filed on Jun. 7, 2007, entitled “Loading Test Data Into Execution Units in a Graphics Card to Test the Execution Units”, invented by A. Wong, K. Yin, N. Matam, A. Babella, & W.H. Wong.
US Patent Application, filed on Jun. 7, 2007, entitled “Checking Output from Multiple Execution Units”, invented by A. Wong and L. Cheney.
Wu, D.M., M. Lin, M. Reddy, T. Jaber, A. Sabbavarapu, & L. Thatcher, “An Optimized DFT and Test Pattern Generation Strategy for an Intel High Performance Microprocessor”, Proceedings of the 2004 IEEE International Test Conference, Paper 2.3, 2004, pp. 38-47.
Ricchetti, M., “Preliminary Outline of the IEEE P1500 Scaleable Architecture for Testing Embedded Cores”, IEEE P1500 Architecture Task Force, 1999, 11 pp.
Babella Anthony
Cheney Lance
Rauchfuss Brian D.
Wong Allan
Huisman David J
Intel Corporation
Konrad Raynes & Victor LLP
Victor David W.
LandOfFree
Activating a design test mode in a graphics card having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Activating a design test mode in a graphics card having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Activating a design test mode in a graphics card having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2756305