Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-09-27
2009-08-25
Baker, Stephen M (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
07581160
ABSTRACT:
An ACS circuit and a Viterbi decoder with the circuit. The Add-Compare-Select (ACS) circuit comprises: two registers for storing two previous candidate state metrics; a first adder for adding the value stored in the first register and a first branch metric to generate a first addition result; a second adder for adding the value stored in the second register and the first branch metric to generate a second addition result; a comparator for comparing the values stored in the first register and the second register to generate a decision bit; and a multiplexer for selecting either the first addition result or the second addition result as a new output candidate state metric according to the decision bit. Due to the parallel processing of the adders and the comparator, the processing speed of a Viterbi decoder with the ACS will be increased.
REFERENCES:
patent: 4612659 (1986-09-01), Starke
patent: 4630295 (1986-12-01), Kamuro et al.
patent: 5280489 (1994-01-01), Fredrickson et al.
patent: 5430744 (1995-07-01), Fettweis et al.
patent: 5588011 (1996-12-01), Riggle
patent: 5719843 (1998-02-01), Nakajima et al.
patent: 5729517 (1998-03-01), Fujiwara et al.
patent: 5799046 (1998-08-01), Hayashi
patent: 5815515 (1998-09-01), Dabiri
patent: 5835510 (1998-11-01), Hayashi
patent: 5928378 (1999-07-01), Choi
patent: 5940416 (1999-08-01), Nishiya et al.
patent: 5987638 (1999-11-01), Yu et al.
patent: 6111835 (2000-08-01), Honma
patent: 6148431 (2000-11-01), Lee et al.
patent: 6298464 (2001-10-01), Tong et al.
patent: 6477661 (2002-11-01), Yamanaka et al.
patent: 6532337 (2003-03-01), Yoshinaka
patent: 6667841 (2003-12-01), Taguchi et al.
patent: 6738941 (2004-05-01), Todoroki
patent: 6785212 (2004-08-01), Sim et al.
patent: 6792571 (2004-09-01), Shieh
patent: 6798726 (2004-09-01), Redman-White et al.
patent: 6799296 (2004-09-01), Kong et al.
patent: 7127667 (2006-10-01), Chen et al.
patent: 2002/0094057 (2002-07-01), Shibuya
patent: 2002/0122480 (2002-09-01), Abnous et al.
patent: 2002/0174402 (2002-11-01), Yamamoto
patent: 2003/0196163 (2003-10-01), Chen et al.
patent: 2004/0044946 (2004-03-01), Bickerstaff et al.
patent: 2008/0072129 (2008-03-01), Yamanaka et al.
Chen Hong-Ching
Shen Wen-Zen
Shen Wang, legal representative Der-Tsuey
Baker Stephen M
MediaTek Inc.
Muncy Geissler Olds & Lowe, PLLC
LandOfFree
ACS circuit and Viterbi decoder with the circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with ACS circuit and Viterbi decoder with the circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ACS circuit and Viterbi decoder with the circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4120456