Acquiring instruction addresses associated with performance...

Details Acquiring instruction addresses associated with performance... Acquiring instruction addresses associated with performance...

2005-03-31

2010-06-29

Li, Aimee J (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Specialized instruction processing in support of testing,...

C712S244000

Reexamination Certificate

active

07747844

ABSTRACT:
Systems, methodologies, media, and other embodiments associated with acquiring instruction addresses associated with performance monitoring events are described. One exemplary system embodiment includes logic for recording instruction and state data associated with events countable by performance monitoring logic associated with a pipelined processor. The exemplary system embodiment may also include logic for traversing the instruction and state data on a cycle count basis. The exemplary system may also include logic for traversing the instruction and state data on a retirement count basis.

REFERENCES:
patent: 5450555 (1995-09-01), Brown et al.
patent: 5751945 (1998-05-01), Levine et al.
patent: 6353805 (2002-03-01), Zahir et al.
patent: 6415378 (2002-07-01), Davidson et al.
patent: 6609247 (2003-08-01), Dua et al.
patent: 7181599 (2007-02-01), DeWitt et al.
patent: 7328331 (2008-02-01), Del Vigna et al.
patent: 7487502 (2009-02-01), Wang et al.
patent: 2003/0004974 (2003-01-01), Wang et al.
patent: 2003/0188139 (2003-10-01), Chrysos et al.
patent: 2004/0049658 (2004-03-01), Kabasawa et al.
patent: 2004/0068643 (2004-04-01), Dowling
patent: 2004/0073906 (2004-04-01), Chamdani et al.
patent: 2004/0163083 (2004-08-01), Wang et al.
patent: 2005/0149697 (2005-07-01), Enright et al.
patent: 2005/0154805 (2005-07-01), Steely et al.
patent: 2005/0166039 (2005-07-01), Wang et al.
patent: 2006/0168434 (2006-07-01), Del Vigna et al.
European Search Report for Application No. GB0606128.7 mailed on Jun. 1, 2006.
Vaswani et al., A Programmable Hardware Path Profiler, Proceedings of the Intl. Symposium on Code Generation and Optimization (CGO'05) Dept. of Computer Science and Automation Indian Institute of Science, Bangalore.

Affiliated with

Also associated with

Rating

Acquiring instruction addresses associated with performance... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Acquiring instruction addresses associated with performance..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Acquiring instruction addresses associated with performance... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4163434