Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
1999-07-08
2002-07-09
Heckler, Thomas M. (Department: 2185)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S503000, C710S060000
Reexamination Certificate
active
06418537
ABSTRACT:
BACKGROUND
As the computer, network, and software industries advance, there are increasing demands for high-speed and high-bandwidth inter-chip and inter-chassis interconnections. Bandwidth and latency of data flow are increasingly becoming limiting factors in increasing system performance. Traditional I/O technology, such as TTL, GTL, and HSTL can not provide the data transfer rates required by emerging system bandwidth requirements. Serial interconnects such as fiber-channel do provide Gigabit data rates, but with only one pair of differential wires. The emerging system requirements demand Gigabit data rates for each bit of a multiple-bit parallel channel. High-speed serial channels with clock forwarding operate with the benefit of a dedicated Delay Lock Loop (DLL), or Phase Lock Loop (PLL), for the channel's single bit. For parallel multiple-bit channels, a dedicated DLL per bit would be very expensive. Thus fiber-channel, per se, cannot meet new bandwidth demands and additionally has problematic power consumption and latency.
A typical emerging requirement calls for transfers of the equivalent of 80-bits worth of data at 200 MHz. Even when the clock is forwarded in parallel with the data (clock forwarding), it is very difficult to predict and match clock timing across all incoming data for such high-speed parallel interconnects. In present systems with only a single clock for multiple parallel data bits, skew between the data bits cannot be tolerated. In the prior art systems, the data rate has been limited by transmission error rate requirements to those rates where the skew inherent in the channel configuration is negligible compared to the width of a bit-time.
SUMMARY
The present invention optimizes clock timing for each received channel bit while only using a single DLL for all received bits. It thus provides the benefits of a dedicated DLL per received channel bit, without the associated cost. (In a preferred embodiment each group of transmitter bits also employs an additional associated PLL.) The present invention permits data rates as high as 1.6 Gbit/s on each pair of differential wires of a multiple-bit parallel channel. This rate is achieved even with data skew between data bits as large as 2-bit-times. In a preferred embodiment, the invention uses an 8-to-1 data serialization circuit in the transmitter to convert 80-bit parallel 200 MHz data to 10-bit parallel 1.6 Mb/s data. The data is signaled over a multiple-bit parallel channel that uses 10-bits transmit, 10-bits receive, and a forwarded clock in each of two directions. On the receiver side, the serialized data are captured using a forwarded clock and de-serialized. A DLL generates 16 master phases without reference to the word boundaries of data being transmitted. These 16 unreferenced phases are input to a phase rotator that, via a series of calibration steps, maps the unreferenced phases into named phases, and in doing so references the phases to the word boundary of the data being transmitted over the slowest data line of the parallel channel. The named phases are then input to a data interpolator in each receiver, which generates 16 local phases. The 16 local phases correspond to the data-bit centers and data-bit edges for each of the 8 bits transferred per miajor channel clock period. In a bit-centering calibration step, a training pattern is evaluated by each receiver and each data interpolator dynamically adjusts a delay applied to the 16 local phases to establish the local center-data phases in the center of the bits received by the corresponding receiver. In an additional calibration step, on a per-wire basis, 8 contiguous bits are selected as the data outputs from a 10-bit window. The local center-data phases are used to serialize and de-serialize the channel data for the receiver.
The present invention finds particular application in the design of the channel interface circuitry for contemporary high-speed multiprocessor systems, such as those disclosed in the applications previously incorporated by reference above.
REFERENCES:
patent: 4315308 (1982-02-01), Jackson
patent: 4438494 (1984-03-01), Budde et al.
patent: 4480307 (1984-10-01), Budde et al.
patent: 5161156 (1992-11-01), Baum et al.
patent: 5271000 (1993-12-01), Engbersen et al.
patent: 5313609 (1994-05-01), Baylor et al.
patent: 5335335 (1994-08-01), Jackson et al.
patent: 5440698 (1995-08-01), Sindhu et al.
patent: 5505686 (1996-04-01), Willis et al.
patent: 5511226 (1996-04-01), Zilka
patent: 5513335 (1996-04-01), McClure
patent: 5524234 (1996-06-01), Martinez, Jr. et al.
patent: 5526380 (1996-06-01), Izzard
patent: 5535363 (1996-07-01), Prince
patent: 5537569 (1996-07-01), Masubuchi
patent: 5537575 (1996-07-01), Foley
patent: 5553310 (1996-09-01), Taylor et al.
patent: 5561779 (1996-10-01), Jackson
patent: 5568620 (1996-10-01), Sarangdhar et al.
patent: 5574868 (1996-11-01), Marisetty
patent: 5577204 (1996-11-01), Brewer et al.
patent: 5581729 (1996-12-01), Nishtala et al.
patent: 5588131 (1996-12-01), Borrill
patent: 5594886 (1997-01-01), Smith et al.
patent: 5602814 (1997-02-01), Jaquette et al.
patent: 5606686 (1997-02-01), Tarui et al.
patent: 5634043 (1997-05-01), Self et al.
patent: 5634068 (1997-05-01), Nishtala et al.
patent: 5644754 (1997-07-01), Weber
patent: 5655100 (1997-08-01), Ebrahim et al.
patent: 5657472 (1997-08-01), Van Loo et al.
patent: 5682516 (1997-10-01), Sarangdhar et al.
patent: 5684977 (1997-11-01), Van Loo et al.
patent: 5696910 (1997-12-01), Pawlowski
patent: 5796605 (1998-08-01), Hagersten
patent: 5829034 (1998-10-01), Hagersten et al.
patent: 5895495 (1999-04-01), Arimilli et al.
patent: 5897656 (1999-04-01), Vogt et al.
patent: 5940856 (1999-08-01), Arimilli et al.
patent: 5946709 (1999-08-01), Arimilli et al.
patent: 5978411 (1999-11-01), Kitade et al.
patent: 6044122 (2000-03-01), Ellersick et al.
patent: 6065077 (2000-05-01), Fu
patent: 6125429 (2000-09-01), Goodwin et al.
patent: 6145007 (2000-11-01), Dokic et al.
patent: 6279084 (2001-08-01), VanDoren et al.
patent: 6289420 (2001-09-01), Cypher
patent: 6292705 (2001-09-01), Wang et al.
Technical White Paper, Sun TM Enterprise TM 10000 Server, Sun Microsystems, Sep. 1998.
Alan Charlesworth, Starfire: Extending the SMP Envelope, IEEE Micro, Jan./Feb. 1998, pp. 39-49.
Joseph Heinrich, Origin TM and Onyz2 TM Theory of Operations Manual, Document No. 007-3439-002, Silicon Graphics, Inc., 1997.
White Paper, Sequent's NUMA-Q SMP Architecture, Sequent, 1997.
White Paper, Eight-way Multiprocessing, Hewlett-Packard, Nov. 1997.
George White & Pete Vogt, Profusion, a Buffered, Cache-Coherent Crossbar Switch, presented at Hot Interconnects Symposium V, Aug. 1997.
Alan Charlesworth, et al., Gigaplane—XB: Extending the Ultra Enterprise Family, presented at Hot Interconnects Symposium V, Aug. 1997.
James Loudon & Daniel Lenoski, The SGI Origin: A ccNUMA Highly Scalable Server, Silcon Graphics, Inc., presented at the Proc. Of the 24thInt'l Symp. Computer Architecture, Jun. 1997.
Mike Galles, Spider: A High-Speed Network Interconnect, IEEE Micro, Jan./Feb. 1997, pp. 34-39.
T.D. Lovett, R. M. Clapp and R. J. Safranek, NUMA-Q: an SCI-based Enterprise Server, Sequent, 1996.
Daniel E. Lenoski & Wolf-Dietrich Weber, Scalable Shared-Memory Multiprocessing, Morgan Kaufmann Publishers, 1995, pp. 143-159.
David B. Gustavson, The Scalable coherent Interface and Related Standards Projects, (as reprinted in Advanced Multimicroprocessor Bus Architectures, Janusz Zalewski, IEEE computer Society Press, 1955, pp. 195-207.).
Kevin Normoyle, et al., UltraSPARC TM Port Architecture, Sun Microsystems, Inc., presented at Hot Interconnects III, Aug. 1995.
Kevin Normoyle, et al., UltraSPARC TM Port Architecture, Sun Microsystems, Inc., presented at Hot Interconnects III, Aug. 1995, UltraSparc Interfaces.
Kai Hwang, Advanced Computer Architecture: Parallelism, Scalability, Programmability, McGraw-Hill, 1993, pp. 355-357.
Jim Handy, The Cache Memory Book, Academic Press, 1993, pp. 161-169.
Angel L. Decegama, Parallel Processing Architectures and VLSI Hardware, vol. 1, Pren
Lin Feng Cheng
Yang Kewei
Conexant Systems Inc.
Hale Kelly H.
Heckler Thomas M.
Kind Keith
LandOfFree
Accurate timing calibration for each of multiple high-speed... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Accurate timing calibration for each of multiple high-speed..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Accurate timing calibration for each of multiple high-speed... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2892556