Accounting for error carryover in error correction on M-bit...

Details Accounting for error carryover in error correction on M-bit... Accounting for error carryover in error correction on M-bit...

2007-08-14

2007-08-14

Lamarre, Guy (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S735000, C714S704000

Reexamination Certificate

active

10921094

ABSTRACT:
64/66b encoding (IEEE 802.3ae Standard for 10 Gigabit Ethernet) is based on a self-synchronous scrambler which inherently duplicates errors occurring in the transmission line. An error carryover indicator ECI vector is used to correct duplicated errors crossing the codeword boundary and entering into the next codeword. The ECI vector is updated for each codeword C(i) to provide the position of the erroneous bit(s) carried over to the next codeword C(i+1). The codeword C(i+1) is corrected by XOR-ing it with the ECI vector.

REFERENCES:
patent: 6694472 (2004-02-01), Perry et al.
patent: 6731692 (2004-05-01), Bhoja
patent: 2003/0145196 (2003-07-01), Heegard et al.
Media Access Control (MAC)Para meters, Physical Layer, and Management Parameters for 10 Gb/s Operation, IEEE Draft P802.3ae/D5.0, May 1, 2002.

Affiliated with

Also associated with

Rating

Accounting for error carryover in error correction on M-bit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Accounting for error carryover in error correction on M-bit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Accounting for error carryover in error correction on M-bit... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3869974