Access to a bank of registers of a device control register...

Details Access to a bank of registers of a device control register... Access to a bank of registers of a device control register...

2007-04-03

2007-04-03

Nguyen, Hiep T. (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S217000

Reexamination Certificate

active

10913282

ABSTRACT:
An interface for accessing a bank of registers is described. A controller is coupled to receive address information, read information and write information. The device control register interface includes: a data bus for receiving data, pointer information and operation delineation information; a decoder coupled to receive the read information, the write information, the pointer information and the operation delineation information, where the decoder is configured to provide activation signaling responsive to information received; and the bank of registers coupled to the decoder to receive the activation signaling and coupled to the data bus for receiving the data, where the address information is for the bank or registers and where a single address is used for accessing all registers in the bank of registers.

REFERENCES:
patent: 5440749 (1995-08-01), Moore et al.
patent: 5809336 (1998-09-01), Moore et al.
patent: 5914616 (1999-06-01), Young et al.
U.S. Appl. No. 10/912,844, filed Aug. 6, 2004, Ansari et al.
U.S. Appl. No. 10/912,865, filed Aug. 6, 2004, Purcell et al.
U.S. Appl. No. 10/912,897, filed Aug. 6, 2004, Ansari et al.
U.S. Appl. No. 10/913,231, filed Aug. 6, 2004, Ansari et al.
U.S. Appl. No. 10/913,991, filed Aug. 6, 2004, Purcell et al.
QinetiQ; Data Sheet—Preliminary; “Quixilica Floating-Point Unit for PPC405 Core with Optimised Vector Maths Library”; NASoftware Limited; QINETIQ/S&E/APC/TDS021842, Issue 2; pp. 1-4.
IBM; “Book E—Enhanced PowerPC Architecture”; Version 1.0; May 7, 2002; pp. 1-438.
Xilinx, Inc.; “The Programmable Logic Data Book 2000”; Published Apr. 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 3-75 through 3-96.
Xilinx, Inc.; “Virtex-II Platform FPGA Handbook”; published Dec. 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 33-75.
Xilinx, Inc.; “Virtex-II Pro Platform FPGA Handbook”; published Oct. 14, 2002; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 19-71.

Affiliated with

Also associated with

Rating

Access to a bank of registers of a device control register... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Access to a bank of registers of a device control register..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Access to a bank of registers of a device control register... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3737232