Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-02-06
2007-02-06
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S738000
Reexamination Certificate
active
09834506
ABSTRACT:
Testing AC coupled interconnects using boundary scan test methodology. Specially designed AC boundary scan cells and boundary scan logic are used. These are compatible with IEEE Standard 1149.1 testing. An AC_EXTEST method is used to determine the reliability of the AC coupled interconnections. The method includes preloading the test stimulus, initiating the AC_EXTEST instruction, executing the instruction, transferring the instruction results, and evaluating the results. During the test, the TAP controllers of both the driving and receiving ICs are held in the Run-Test/Idle state for the time required to complete execution of the instruction. During this time, the driving IC is applying the AC test stimulus to the interconnections and the receiving IC is sampling the signal. The test may be repeated with different test data and may be run together with a DC EXTEST method to determine the reliability of both the AC and the DC coupled interconnections independently.
REFERENCES:
patent: 4428060 (1984-01-01), Blum
patent: 4771428 (1988-09-01), Acuff et al.
patent: 4994732 (1991-02-01), Jeffrey et al.
patent: 5027353 (1991-06-01), Jarwala et al.
patent: 5029166 (1991-07-01), Jarwala et al.
patent: 5072178 (1991-12-01), Matsumoto
patent: 5130988 (1992-07-01), Wilcox et al.
patent: 5166937 (1992-11-01), Blecha, Jr.
patent: 5172377 (1992-12-01), Robinson et al.
patent: 5260649 (1993-11-01), Parker et al.
patent: 5321701 (1994-06-01), Raymond et al.
patent: 5444715 (1995-08-01), Gruetzner et al.
patent: 5497378 (1996-03-01), Amini et al.
patent: 5513188 (1996-04-01), Parker et al.
patent: 6029261 (2000-02-01), Hartmann
patent: 6219811 (2001-04-01), Gruetzner et al.
patent: 6622108 (2003-09-01), De Jong et al.
patent: 6813737 (2004-11-01), Srinivasaiah et al.
Lee Whetsel, Adapting JTAG for AC Interconnect Testing, 2003 IEEE pp. 641-650.
Baeg Sang Hyeon
Chung Sung Soo
Chaudry Mujtaba K.
Cisco Technology Inc.
De'cady Albert
Ritchie David B.
Thelen Reid Brown Raysman & Steiner LLP
LandOfFree
AC coupled line testing using boundary scan test methodology does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with AC coupled line testing using boundary scan test methodology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and AC coupled line testing using boundary scan test methodology will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3811847