A gaas register file having a plurality of latches

Details A gaas register file having a plurality of latches A gaas register file having a plurality of latches

1987-09-28

1989-11-07

Hecker, Stuart N.

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

365154, 307450, 307481, G11C 700, H03K 19094

Patent

active

048796832

ABSTRACT:
A GaAs register file for storing of digital data is configured with a plurality of latches having a data terminal and an enable terminal connected to a write enable circuit. The wire enable circuit provides a write enable strobe signal to enable the latch during the loading of data into the plurality of latches. The write enable circuit has an enable input circuit, a clock input circuit and two combining circuits. The enable input circuit receives an enable signal from an address decode logic and provides a time delay to the enable signal. The clock input circuit receives a clock signal and delays the clock signal signal. The delayed clock signal and enable signal are combined to obtained a combination signal. A second clock delay is provided by plurality of series connected GaAs gates which defines the width of the write enable puse. The second clock delayed signal is ANDED with the combination signal to obtained the write enable strobe signal.

REFERENCES:
patent: 4587440 (1986-05-01), Nakayama et al.

Affiliated with

Also associated with

Rating

A gaas register file having a plurality of latches does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with A gaas register file having a plurality of latches, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A gaas register file having a plurality of latches will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-87278