3D IC method and device

Details 3D IC method and device 3D IC method and device

2005-08-11

2009-02-03

Vu, David (Department: 2818)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Chip mounted on chip

C438S455000

Reexamination Certificate

active

07485968

ABSTRACT:
A method of three-dimensionally integrating elements such as singulated die or wafers and an integrated structure having connected elements such as singulated dies or wafers. Either or both of the die and wafer may have semiconductor devices formed therein. A first element having a first contact structure is bonded to a second element having a second contact structure. First and second contact structures can be exposed at bonding and electrically interconnected as a result of the bonding. A via may be etched and filled after bonding to expose and form an electrical interconnect to interconnected first and second contact structures and provide electrical access to this interconnect from a surface. Alternatively, first and/or second contact structures are not exposed at bonding, and a via is etched and filled after bonding to electrically interconnect first and second contact structures and provide electrical access to interconnected first and second contact structure to a surface. Also, a device may be formed in a first substrate, the device being disposed in a device region of the first substrate and having a first contact structure. A via may be etched, or etched and filled, through the device region and into the first substrate before bonding and the first substrate thinned to expose the via, or filled via after bonding.

REFERENCES:
patent: 4818728 (1989-04-01), Rai et al.
patent: 4904328 (1990-02-01), Beecher et al.
patent: 5563084 (1996-10-01), Ramm et al.
patent: 6218203 (2001-04-01), Khoury et al.
patent: 6322600 (2001-11-01), Brewer et al.
patent: 6515343 (2003-02-01), Shroff et al.
patent: 6642081 (2003-11-01), Patti
patent: 6656826 (2003-12-01), Ishimaru
patent: 6720212 (2004-04-01), Robi et al.
patent: 6847527 (2005-01-01), Sylvester et al.
patent: 6867073 (2005-03-01), Enquist
patent: 2002/0094661 (2002-07-01), Enquist et al.
patent: 2002/0113241 (2002-08-01), Kubota et al.
patent: 2003/0109083 (2003-06-01), Ahmad
patent: 2003/0129796 (2003-07-01), Bruchhaus et al.
patent: 2004/0262772 (2004-12-01), Ramanathan et al.
K. Warner et al., “Low-Temperature Oxide-Bonded Three-Dimensional Integrated Circuits”, IEEE International SOI Conference, Oct. 2002, pp. 123-125.
E. Yablonovitch et al., “Van der Waals bonding of GaAs on Pd leads to a permanent, solid-phase-topotaxial, metallurgical bond”, Appl. Phys. Lett. 59, pp. 3159-3161 (1991).
T. Shimatsu et al. “Metal Bonding During Sputter Film Deposition”, J.Vac. Sci. Technol. A 16(4), pp. 2125-2131 (1998).
B. Aspar et al., “The Smart-Cut Process: Status and Developments”, Proc. Electrochem. Soc. vol. 99-53, pp. 48-59 (1999).
A. Iida et al., “The Study of Initial Mechanism for Al-Au Solid Phase Diffusion Flip-Chip Bonding”, Jpn. J. Appl. Phys. 36, pp. 3655-3661 (1997).
M. Hizukuri et al., “Dynamic Strain and Chip Damage During Ultrasonic Flip Chip Bonding”, Jpn. J. Appl. Phys. 40, pp. 3044-3048 (2001).
Y.A. Li et al., “Low Temperature Copper to Copper Direct Bonding”, Jpn. J. Appl. Phys. 37, pp. L1068-L1069 (1998).
A. Fan et al., “Copper Wafer Bonding”, Electrochem. And Solid-State Lett. 2, pp. 534-536 (1999).
C.H. Tsau et al., “Characterization of Low Temperature Wafer-Level Gold-Gold Thermocompression Bonds”, Mater. Soc. Symp. Proc. 605, pp. 171-176 (1999).
Y. Hayashi et al., “Fabrication of Three-Dimensional IC Using CUmulatively Bonded IC” (Cubic) Technology,VLSI Tech. Dig., pp. 95-96 (1990).
M.A. Schmidt, “Wafer-to-Wafer Bonding for Microstructure Formation”, Proc. IEEE, vol. 86, No. 8, pp. 1575-1585 (1998).
T. Suga et al., “Room-Temperature Bonding on Metals and Ceramics”, Proc. The 2nd Intl. Symposium on Semiconductor Wafer Bonding, The Electrochemical Soc. Proc. vol. 93-29, pp. 71-80 (1993).
“Handbook of Thin Film Technology”, Maissel and Glang, 1983 Reissue, p. 12-24.
U. Goesele et al., “Silicon Layer Transfer by Wafer Bonding”, Proc. The 2nd Intl. Symposium on Semiconductor Wafer Bonding, The Electrochemical Soc. Proc. vol. 93-29, pp. 395-409 (1993).

Affiliated with

Also associated with

Rating

3D IC method and device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with 3D IC method and device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and 3D IC method and device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4101028