1149.1 tap linking modules

Details 1149.1 tap linking modules 1149.1 tap linking modules

2011-06-14

2011-06-14

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S729000

Reexamination Certificate

active

07962813

ABSTRACT:
IEEE 1149.1 Test Access Ports (TAPs) may be utilized at both IC and intellectual property core design levels. TAPs serve as serial communication ports for accessing a variety of embedded circuitry within ICs and cores including; IEEE 1149.1 boundary scan circuitry, built in test circuitry, internal scan circuitry, IEEE 1149.4 mixed signal test circuitry, IEEE P5001 in-circuit emulation circuitry, and IEEE P1532 in-system programming circuitry. Selectable access to TAPs within ICs is desirable since in many instances being able to access only the desired TAP(s) leads to improvements in the way testing, emulation, and programming may be performed within an IC. A TAP linking module is described that allows TAPs embedded within an IC to be selectively accessed using 1149.1 instruction scan operations.

REFERENCES:
patent: 5448576 (1995-09-01), Russell
patent: 6073254 (2000-06-01), Whetsel
patent: 6378093 (2002-04-01), Whetsel
patent: 6381717 (2002-04-01), Bhattacharya
patent: 6385749 (2002-05-01), Adusumilli et al.
patent: 6408413 (2002-06-01), Whetsel
Bhavsar, D.; , “Synchronizing the IEEE 1149.1 test access port for chip level testability,” Design & Test of Computers, IEEE , vol. 17, No. 2, pp. 94-99, Apr.-Jun. 2000 doi: 10.1109/54.844338 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=844338&isnumber=18305.
Dahbura, et al , “An optimal test sequence for the JTAG/IEEE P1149.1 test access port controller,” Test Conference, 1989. Proceedings. Meeting the Tests of Time., International , vol., No., pp. 55-62, Aug. 29-31, 1989 doi: 10.1109/TEST.1989.82277 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=82277&isnumber=2698.
Bhavsar, D.; , “A method for synchronizing IEEE 1149.1 test access port for chip level testability access,” VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on , vol., No., pp. 289-292, Jan. 4-7, 1998 doi: 10.1109/ICVD.1998.646620 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=646620&isnumber=14112.
DeHon, A.; , “In-system timing extraction and control through scan-based, test-access ports,” Test Conference, 1994. Proceedings., International , vol., No., pp. 350-359, Oct. 2-6, 1994 doi: 10.1109/TEST.1994.527969 URL: http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=527969&isnumber=11581.

Affiliated with

Also associated with

Rating

1149.1 tap linking modules does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with 1149.1 tap linking modules, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and 1149.1 tap linking modules will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2743846