Bus driver circuit with low on-chip dissipation and/or pre-biasi
Bus driver/latch with second stage stack input
Bus line precharging tristate driver circuit
Bus terminating and decoupling circuit
Bus termination resistance linearity circuit
Bus transceiver including compensation circuit for variations in
Bus transmitter having controlled trapezoidal slew rate