Reduced area gate array cell design based on shifted placement o
Routing for integrated circuits
Canada
World
United States