Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1999-08-11
2000-09-12
Chaudhari, Chandra
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438256, 438630, H01L 218242
Patent
active
061177253
ABSTRACT:
A method for making an embedded DRAM structure with logic circuits having high performance salicide FETs is achieved. After forming the DRAM FETs and the logic salicide FETs, a planar first insulating layer is deposited, and contact openings are etched and filled with tungsten (W) to form FET and bit-line contacts and to form DRAM capacitor node contacts. A first metal is patterned to form the first metal interconnections including the DRAM bit lines. A second insulating layer is deposited and planarized. Openings are etched to form first vias for the FET metal interconnections and concurrently to form openings for the DRAM capacitor bottom electrodes. The openings are filled with tungsten to form W contacts in the vias and to form bottom electrodes. A thin high-k dielectric is formed over the bottom electrodes, and a second metal is deposited and patterned to form capacitor top electrodes and a second level of metal interconnections. The metal layers and the high-k dielectric layer allow low-temperature processing that is not possible with the more conventional polysilicon DRAM capacitor process. Therefore, this invention prevents salicide FET degradation due to high-temperature processing, while providing a cost-effective process.
REFERENCES:
patent: 5719079 (1998-02-01), Yoo et al.
patent: 5858831 (1999-01-01), Sung
patent: 5863820 (1999-01-01), Huang
patent: 5920775 (1999-07-01), Koh
patent: 5998251 (1999-07-01), Wu et al.
Ackerman Stephen B.
Chaudhari Chandra
Saile George O.
Taiwan Semiconductor Manufacturing Company
LandOfFree
Method for making cost-effective embedded DRAM structures compat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for making cost-effective embedded DRAM structures compat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for making cost-effective embedded DRAM structures compat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-95499