Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-02-04
2000-02-01
Booth, Richard
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438281, H01L 218247
Patent
active
060202378
ABSTRACT:
A method of fabricating structures to reduce dielectric damage due to charging is easily incorporated into existing stacked gate fabrication processes. The conductive layers are patterned to form structures which are coupled to the substrate by a current passing device. Each current passing device is isolated from the control gate structures toward the end of the etch process, thereby providing a discharge path for the control gate structures throughout substantially all of the stacked gate etch step. First and second conductive layers are patterned with one or more masks to create stacked gate structures. The multiple masks minimize the exposed area of the second conductive layer during the etch process and so reduce the amount of charging on the gate structures. Each current passing device is preferably an interconnect via coupling the second conductive layer to the first conductive layer. The discharge path allows charge to travel from the second conductive layer through the via to the first conductive layer. From the first conductive layer the charge can travel to the substrate through a buried contact structure.
REFERENCES:
patent: 4543597 (1985-09-01), Shibata
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4868619 (1989-09-01), Mukherjee et al.
patent: 5049514 (1991-09-01), Mori
patent: 5083172 (1992-01-01), Kiyono
patent: 5434108 (1995-07-01), Ko et al.
patent: 5466622 (1995-11-01), Cappelletti
patent: 5514623 (1996-05-01), Ko et al.
patent: 5851880 (1998-12-01), Ikegami
Reddy Chitranjan N.
Shrivastava Ritu
Alliance Semiconductor Corporation
Booth Richard
LandOfFree
Method of reducing dielectric damage due to charging in the fabr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of reducing dielectric damage due to charging in the fabr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reducing dielectric damage due to charging in the fabr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-937126