Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-02-19
1999-09-21
Dutton, Brian
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438641, 438682, H01L 218234, H01L 218244, H01L 214763, H01L 2144
Patent
active
059565853
ABSTRACT:
A method of manufacturing a semiconductor cell comprises a step of anisotropically dry etching a polysilicon layer to form a polysilicon gate wherein an etching stop is formed on a buried contact region before the anisotropically dry etching step, the etching stop is preferably formed by salicide technology of titanium silicide.
REFERENCES:
patent: 5162259 (1992-11-01), Kolar et al.
patent: 5652160 (1997-07-01), Lin et al.
patent: 5672901 (1997-09-01), Abernathey et al.
Dutton Brian
Winbond Electronics Corporation
LandOfFree
Method of forming a self-aligned damage-free buried contact does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a self-aligned damage-free buried contact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a self-aligned damage-free buried contact will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-90831