Wafer surface modification for improved electrostatic chucking e

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438761, 438763, 438928, H01L 2120

Patent

active

058375996

ABSTRACT:
A method of improving electrostatic chucking efficiency between a silicon wafer which has an oxide layer formed on a back side and a susceptor positioned in a wafer processing chamber wherein the back side is opposite to the side of the wafer to be processed for integrated circuit devices including the steps of first forming an electrically conducting layer on top of the oxide layer by transforming to a more hydrophilic oxide structure and then positioning the wafer on the susceptor with the electrically conducting layer contacting the susceptor.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Wafer surface modification for improved electrostatic chucking e does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wafer surface modification for improved electrostatic chucking e, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wafer surface modification for improved electrostatic chucking e will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-884020

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.