Method of forming an integrated circuit device

Details Method of forming an integrated circuit device Method of forming an integrated circuit device

1996-10-03

1998-11-17

Trinh, Michael

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438289, 438306, 438231, H01L 21336

Patent

active

058375872

ABSTRACT:
A mask is used for lightly doped drain and halo implants in an integrated circuit device. The mask exposes only portions of the substrate adjacent to field effect transistor gate electrodes. Since the halo implant is made only near the transistor channels, where it performs a useful function, adequate device reliability and performance is obtained. Since the halo implant is masked from those portions of the active regions for which it is not necessary, active region junction capacitances are lowered. Such lowered capacitances result in an improved transistor switching speed. The mask used to define the lightly doped drain and halo implant region can be easily formed from a straight forward combination of already existing gate and active area geometries.

REFERENCES:
patent: 4342149 (1982-08-01), Jacobs et al.
patent: 4597824 (1986-07-01), Shinada et al.
patent: 4642878 (1987-02-01), Maeda
patent: 4771014 (1988-09-01), Liou et al.
patent: 4843023 (1989-06-01), Chiu et al.
patent: 4855246 (1989-08-01), Codella et al.
patent: 4894694 (1990-01-01), Cham et al.
patent: 4950617 (1990-08-01), Kumagai et al.
patent: 4968639 (1990-11-01), Bergonzoni
patent: 5227321 (1993-07-01), Lee et al.
Patent Abstracts of Japan, vol. 009, No. 197 (E-335), 14 Aug. 1985 & JP-A-60 064472 (Toshiba KK), 13 Apr. 1985.
IEEE Journal of Solid-State Circuits, Apr. 1989, USA. vol. 24, No. 2, ISSN 0018-9200, pp. 380-387, XP0000050753 Liou F-T et al: A 0.8- mu m CMOS technology for high-performance ASIC memory and channelless gate array.
Patent Abstracts of Japan, vol. 010, No. 133 (E-404), 17 May 1986 & JP-A-60 263468(Toshiba KK), 26 Dec. 1985 *abstract; FIG. 1*.
Patent Abstracts of Japan, vol. 009, No. 277 (E-335), 6 Nov. 1985 & JP-A-60 121765 (Toshiba KK), 29 Jun. 1985 *abstract; Fig. 4*.
Patent Abstracts of Japan, vol. 013, No. 139 (E-738), 6 Apr. 1989 & JP-A-63 302565 (Sanyo Electric Co. Ltd), 9 Dec. 1988, *abstract; FIGS. 1,2*.
Patent Abstracts of Japan vol. 004, No. 189 (E-039), 25 Dec. 1980 & JP-A-55 130171 (Fujitsu Ltd), 8 Oct. 1980, *abstract; FIG. 3*.
Electronics Letters, 4 Feb. 1988, UK. vol. 24, No. 3, ISSN 0013-5194, pp. 146-147, XPOO2000188, Yoshimi M et al: "Study of the operation speed of half-micron design rule CMOS ring oscillators".
Lineback, J. Robert, "Triple Diffusion Doubles RAM Speed," Electronics, May 5, 1983, pp. 54, 61.

Affiliated with

Also associated with

Rating

Method of forming an integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming an integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming an integrated circuit device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-883930