Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-01-16
1998-09-15
Chaudhari, Chandra
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438524, H01L 218247
Patent
active
058077782
ABSTRACT:
The inventive cell comprises a source area which is at a lower plane than the drain region, and a program charge is transferred to the floating gate through the source-side injector. Instead of using a self-aligned high-energy n-type dopant implant at the source side to form the source side injector as used with previous cells, which can be difficult to control, etching the substrate before impurity doping allows for the controllable formation of a sharp point of doped silicon, and allows for improved programming at a lower voltage.
REFERENCES:
patent: 4763177 (1988-08-01), Patterson
patent: 4997777 (1991-03-01), Boivin
patent: 5019527 (1991-05-01), Ohshima et al.
patent: 5049515 (1991-09-01), Tzeng
patent: 5233210 (1993-08-01), Kodama
patent: 5278438 (1994-01-01), Kim et al.
"Buried Source-Side Injection (BSSI) for Flash EPROM Programming", Cetin Kaya et al., IEEE, 1992, pp. 465-467.
Chaudhari Chandra
Micro)n Technology, Inc.
LandOfFree
Method of manufacturing shallow trench source EPROM cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing shallow trench source EPROM cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing shallow trench source EPROM cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-86584