Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-11-01
1999-12-07
Tsai, Jey
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438396, H01L 218242
Patent
active
05998256&
ABSTRACT:
Semiconductor processing methods include forming a plurality of patterned device outlines over a semiconductor substrate, forming electrically insulative partitions or spacers on at least a portion of the patterned device outlines, and forming a plurality of substantially identically shaped devices relative to the patterned device outlines. Individual formed devices are spaced from at least one other of the devices by a distance no more than a width of one of the electrically insulative spacers. In such manner, device pitch is reduced by almost fifty percent. According to one aspect, elongated electrically conductive lines are formed. According to another aspect, capacitors are formed which, according to a preferred embodiment form part of a dynamic random access memory (DRAM) array.
REFERENCES:
patent: 4959698 (1990-09-01), Shinichi
patent: 5313089 (1994-05-01), Jones, Jr.
patent: 5394000 (1995-02-01), Ellul et al.
patent: 5403767 (1995-04-01), Kim
patent: 5480826 (1996-01-01), Sugahara et al.
patent: 5496757 (1996-03-01), Rosner
patent: 5597755 (1997-01-01), Ajika et al.
patent: 5604696 (1997-02-01), Takaishi
patent: 5691551 (1997-11-01), Eimori
patent: 5757612 (1998-05-01), Acosta et al.
patent: 5796133 (1998-08-01), Kwon et al.
patent: 5796136 (1998-08-01), Shinkawata
Micro)n Technology, Inc.
Tsai Jey
LandOfFree
Semiconductor processing methods of forming devices on a substra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor processing methods of forming devices on a substra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor processing methods of forming devices on a substra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-822991