Metal wiring layer forming method for semiconductor device

Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438660, 438672, 438680, 438685, H01L 2144

Patent

active

059603208

ABSTRACT:
A silicon semiconductor device has at least one contact plug of chemical-vapor-deposited aluminum to a lower-level titanium contact provided with a titanium nitride layer that is a barrier both to the migration of aluminum and to the migration of silicon layer, but is treated so as to be smooth and titanium-rich on the surface thereof on which aluminum is chemical-vapor-deposited, so the chemical-vapor-deposited aluminum in the contact plug is homogeneously grown and free of voids therein. The silicon semiconductor device may additionally include trenches for buried aluminium wiring in the same insulating layer through which the contact hole for each contact plug extends. The preferred methods of manufacturing the device include electron-cyclotron-resonance etching, to smooth the surface of the side walls and bottoms of each contact hole and buried-aluminium-wiring trench, and to render the exposed surface titanium nitride layer titanium-rich.

REFERENCES:
patent: 5486492 (1996-01-01), Yamamoto et al.
patent: 5591302 (1997-01-01), Shinohara et al.
patent: 5702982 (1997-12-01), Lee et al.
patent: 5705430 (1998-01-01), Avanzino et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Metal wiring layer forming method for semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Metal wiring layer forming method for semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metal wiring layer forming method for semiconductor device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-715415

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.