Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Patent
1998-01-02
1999-09-28
Butler, Dennis M.
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
713501, 713600, G06F 104
Patent
active
059580607
ABSTRACT:
A method for synchronizing clocks includes: sensing currents at multiple terminals; exchanging current and time stamp data between local and remote terminals; estimating a frequency deviation between local clock and power system frequencies; estimating a time based phase deviation with the time stamp data; estimating a current based phase deviation between the currents at the local and remote terminals; and using the frequency, time based phase, and current based phase deviations to synchronize the local clock. An integer counter value of the clock can be controlled by adjusting the integer counter value based on a sum of fractional counter values to increase clock resolution.
REFERENCES:
patent: 3806918 (1974-04-01), Cauthron et al.
patent: 4715000 (1987-12-01), Premerlani
patent: 5514978 (1996-05-01), Koegl et al.
patent: 5576664 (1996-11-01), Herold et al.
patent: 5598448 (1997-01-01), Girardeau, Jr.
patent: 5742649 (1998-04-01), Muntz et al.
patent: 5826066 (1998-10-01), Jardine et al.
"Internet Time Synchronization: The Network Time Protocol" by DL Mills, IEEE Trans on Communications, vol. 39, No. 10, Oct. 1991.
"Charge Comparison Protection of Transmission Lines-Relaying Concepts" by Leonard J. Ernst, Et Al, 1992 IEEE, 92 WM. 209-7 PWRD, pp. 1-9.
"Charge Comparison Protection of Transmission Lines-Communications Concepts" by Norman P. Albrecht, et al, 1992 IEEE, 92 WM 210-5 PWRD, pp. 1-7.
"High Speed Phase Segregated Line Differential Relay" by H. Peterson, ABB Inc., Canada, Paper #102, Mar. 1995 Vancouver, B.C. pp. 1-10.
"Type HCD PCM Current Differential Carrier Relay Scheme" by Mitshubishi Electric Corp., 15 Pages.
"Digital Current Differential Relay Type D2L7E" by Toshiba, pp. 1-11.
"Synchronized Phasor Measurements in Power System" by AG Phadke, IEEE Computer Applications in Power, Apr. 1993, pp. 10-15.
"Computer Relaying for Power Systems" By Arun Phadke, et al, 1988, Chap 3.6, Discrete Fourier Transform-pp. 85-88; Chap 4.3 Relaying as Parameter Estimation-pp. 123-129; Chap 5.2 Power Transformer Algorithms-pp. 166-176; Chap 8.9 Adaptive Relaying pp. 260-263.
Agosti Ann M.
Breedlove Jill M.
Butler Dennis M.
General Electric Company
LandOfFree
Method and apparatus for clock control and synchronization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for clock control and synchronization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for clock control and synchronization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-697917