Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1997-07-16
2000-02-29
Hardy, David B.
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257408, H07L 2978
Patent
active
060312726
DESCRIPTION:
BRIEF SUMMARY
This application is a U.S. National Phase Application of PCT International Application PCT/JP95/02329 Nov. 15, 1995.
TECHNICAL FIELD
The present invention relates to a highly reliable high-speed semiconductor integrated circuit which can be operated with low power consumption for realizing a fine metal-oxide-semiconductor (MOS) type semiconductor device.
BACKGROUND ART
In order to realize a very large-scale integrated circuit (VLSI) having even higher integration, the size of a MOS type semiconductor device usable for such a VLSI has been reduced more and more in recent years. As a result, currently available devices are formed with a minimum size in a half-micron region or in a sub-half micron region. However, if a device having such a fine size is formed, the electric characteristics of such a device are likely to be degraded because of a short-channel effect or a hot-carrier effect, thereby seriously influencing the reliability of the device.
On the other hand, in order to develop VLSI technologies satisfactorily applicable in the expanding multi-media society, a semiconductor device must realize not only high-speed operation but also low power consumption.
In order to improve the resistance of a device to the degradation caused by a hot-carrier effect or a short-channel effect and to improve the drivability thereof, a MOS type semiconductor device having an asymmetric impurity profile in the channel has been suggested. Such a MOS semiconductor device is described, for example, by T. Matsui et al. in 1991 Symposium on VLSI Technology, pp. 113-114, in which a laterally-doped channel (LDC) structure is disclosed.
FIG. 14 is a cross-sectional view showing a MOS type semiconductor device having an LCD structure.
The semiconductor device includes: an n-type high-concentration source diffusion layer 2 and an n-type high-concentration drain diffusion layer 3 which are formed in a semiconductor substrate 1; a gate oxide film 4 formed on the semiconductor substrate 1; a gate electrode 5 formed on the gate oxide film 4; and a p-type high-concentration diffusion layer 6' provided in a channel region between the source diffusion layer 2 and the drain diffusion layer 3 and under the source diffusion layer 2 in the semiconductor substrate 1. The p-type diffusion layer 6' is characterized in that the impurity concentration thereof monotonically decreases from the source side to the drain side. In this structure, by setting the impurity concentration on the source side of the p-type diffusion layer 6' to be high, it is possible to improve the resistance of the device to the short-channel effect. In addition, by setting the impurity concentration on the drain side of the p-type diffusion layer 6' to be low, it is possible to reduce a high electric field generated in the vicinity of the drain, thereby suppressing the generation of hot carriers. Therefore, a conventional lightly-doped drain (LDD) structure is not required for this semiconductor device, thereby realizing high drivability.
However, this structure is not suitable for a MOS type semiconductor device to be formed in a region having a size on the order of a quarter micron or less. This is because, the MOS type semiconductor device having the LDC structure shown in FIG. 14 has the following problems.
(1) A p-type high-concentration diffusion layer is provided under a source diffusion layer and the impurity concentration in the p-type diffusion layer is as high as 1.times.10.sup.18 cm.sup.-3 or more in order to suppress the short-channel effect. As a result, the parasitic capacitance of the p-n junction between the source and the substrate is adversely increased as compared with a conventional structure. In general, the speed of a VOS type semiconductor device is proportional to the product obtained by multiplying together an inverse of a saturated current value and a load capacitance. Therefore, if such a semiconductor device having a large parasitic capacitance in the p-n junction between the source and the substrate, as in the case of a semiconductor dev
REFERENCES:
patent: 4233616 (1980-11-01), Kyomasu et al.
patent: 5019520 (1991-05-01), Komori et al.
patent: 5241211 (1993-08-01), Tashiro
patent: 5320974 (1994-06-01), Hori et al.
patent: 5371394 (1994-12-01), Ma et al.
patent: 5422510 (1995-06-01), Scharf et al.
patent: 5451807 (1995-09-01), Fujita
patent: 5753958 (1998-05-01), Burr et al.
patent: 5767930 (1998-06-01), Kobayashi et al.
patent: 5780912 (1998-07-01), Burr et al.
patent: 5793088 (1998-08-01), Choi et al.
T. Matsuki et al., "Laterally-Doped Channel (LDC) Structure for Sub-Quarter Micron MOSFET", Symposium on VLSI Technology, pp. 113-114, 1991.
G. A. Sai-Halasz et al., "Design and Experimental Technology for 0.1.mu.m Gate-Length Low-Temperature Operation FET's", IEEE Electron Device Letters, vol. EDL-8, No. 10, pp. 463-466, 1987.
Y. Mii et al., "High Performance 0.1.mu.m nMOSFET's with 10 ps/stage Delay (85 K) at 1.5 V Power Supply," 1993 Symposium on VLSI Technology--Digest of Technical Papers, pp. 91-92, May 17-19, 1993.
International Search Report dated Jun. 14, 1996.
Hiroki Akira
Odanaka Shinji
Hardy David B.
Matsushita Electric - Industrial Co., Ltd.
LandOfFree
MOS type semiconductor device having an impurity diffusion layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS type semiconductor device having an impurity diffusion layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS type semiconductor device having an impurity diffusion layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-685571