Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1998-10-27
2000-02-29
Picardat, Kevin M.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438299, 438301, H01L 21336
Patent
active
060308761
ABSTRACT:
In the manufacture of a semiconductor device having a logic section and a memory section built in the same chip, a thin layer of refractory metal (titanium: Ti) is deposited by sputtering in the logic section with the entire memory section covered with a layer of silicon nitride and, when heated subsequently, a layer of silicide (titanium disilicide: TiS.sub.2) is formed. Unreacted metal is then removed by means of a wet process, allowing silicide to be formed selectively. In this case, since silicide is not formed on silicon nitride nor silicon oxide, no silicide is formed on diffused layers (source/drain regions of MOSFETs) in the memory section covered with the silicon nitride layer.
REFERENCES:
patent: 5409853 (1995-04-01), Yu
patent: 5656519 (1997-08-01), Mogami
patent: 5693550 (1997-12-01), Torii
patent: 5716862 (1998-02-01), Ahmad et al.
patent: 5723377 (1998-03-01), Torii
patent: 5736442 (1998-04-01), Mori
patent: 5851890 (1998-12-01), Tsai et al.
patent: 5874330 (1999-02-01), Ahn
patent: 5882973 (1999-03-01), Garder et al.
Kabushiki Kaisha Toshiba
Picardat Kevin M.
LandOfFree
Semiconductor device and method of manufacture thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device and method of manufacture thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of manufacture thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-682470