Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1995-12-12
1998-03-31
Dutton, Brian
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438297, 438301, 438586, 438691, H01L 21265
Patent
active
057338124
ABSTRACT:
There is formed an isolation which surrounds an active region of a semiconductor substrate. Formed over the active region and on the isolation, respectively, are a gate electrode and two gate interconnections on both sides thereof. Between the gate electrode and the gate interconnections are located two first interspaces each of which is smaller in width than a specified value and a second interspace which is larger in width than the specified value and interposed between the two first interspaces. In forming side walls on both side faces of the gate electrode and gate interconnections by depositing an insulating film on the substrate, the first interspaces are buried with the insulating film. Thereafter, a metal film is deposited on the substrate, followed by chemical mechanical polishing till the gate electrode, gate interconnections, and side walls become exposed. By the process, withdrawn electrodes from a source/drain region for contact with the active region is formed by self alignment, while the withdrawn electrodes are insulated from the gate electrode and gate interconnections by the side walls.
REFERENCES:
patent: 4287660 (1981-09-01), Nicholas
patent: 4330931 (1982-05-01), Liu
patent: 4584761 (1986-04-01), Wu
patent: 4713356 (1987-12-01), Hiruta
patent: 4727043 (1988-02-01), Matsumoto et al.
patent: 4780429 (1988-10-01), Roche et al.
patent: 5209816 (1993-05-01), Yu et al.
patent: 5245210 (1993-09-01), Nishigoori
patent: 5289443 (1994-02-01), Jang
patent: 5340370 (1994-08-01), Cadien et al.
patent: 5346584 (1994-09-01), Nasr et al.
patent: 5422289 (1995-06-01), Pierce et al.
patent: 5447874 (1995-09-01), Grivna et al.
Ueda Satoshi
Ueda Tetsuya
Uehara Takashi
Yano Kousaku
Dutton Brian
Matsushita Electric - Industrial Co., Ltd.
LandOfFree
Semiconductor device with a field-effect transistor having a low does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device with a field-effect transistor having a low, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with a field-effect transistor having a low will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-51470