Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1985-12-04
1989-06-06
Hecker, Stuart N.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365222, G11C 700, G11C 1140
Patent
active
048377465
ABSTRACT:
A method and apparatus for resetting a SRAM in a single DRAM-SRAM transfer cycle in a graphics system is described comprising a SRAM address decoder, a DRAM data input buffer, a reset data register and data lines. In operation, reset data is transferred into the DRAM data input buffer. Thereafter, the SRAM is isolated from the address decoder and the data lines and the reset data is transferred from the DRAM data input buffer into the reset data register. Then data is transferred in parallel between the DRAM and the SRAM. Upon completion of the transfer of data between the DRAM and the SRAM, the SRAM is recoupled to the data lines. After the SRAM is recoupled to the data lines, the reset data is transferred in parallel to the SRAM. Upon the transfer of the reset data to the SRAM, the system is returned to its pre-transfer cycle condition.
REFERENCES:
patent: 4586166 (1986-04-01), Shah
patent: 4587559 (1986-05-01), Longacre, Jr. et al.
patent: 4608666 (1986-08-01), Uchida
Banerjee Pradip
Keswick Paul D.
Advanced Micro Devices , Inc.
Bowler Alyssa H.
Hecker Stuart N.
LandOfFree
Method and apparatus for resetting a video SRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for resetting a video SRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for resetting a video SRAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-45238