Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2009-09-21
2011-12-13
Chaudhari, Chandra (Department: 2891)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257SE21689
Reexamination Certificate
active
08076192
ABSTRACT:
Provided is a manufacturing method of a semiconductor device, which comprises forming a film stack of a gate insulating film, a charge storage film, insulating film, polysilicon film, silicon oxide film, silicon nitride film and cap insulating film over a semiconductor substrate; removing the film stack by photolithography and etching from a low breakdown voltage MISFET formation region and a high breakdown voltage MISFET formation region; forming gate insulating films, polysilicon film and cap insulating film over the semiconductor substrate, forming a gate electrode in the low breakdown voltage MISFET formation region and high breakdown voltage MISFET formation region, and then forming a gate electrode in a memory cell formation region. By the manufacturing technology of a semiconductor device for forming the gate electrodes of a first MISFET and a second MISFET in different steps, the present invention makes it possible to provide the first MISFET and the second MISFET each having improved reliability.
REFERENCES:
patent: 6482698 (2002-11-01), Peschiaroli et al.
patent: 6534363 (2003-03-01), Kim
patent: 6569742 (2003-05-01), Taniguchi et al.
patent: 6727146 (2004-04-01), Murakami et al.
patent: 7382674 (2008-06-01), Hirabayashi
patent: 7420857 (2008-09-01), Hirota et al.
patent: 2003/0076705 (2003-04-01), Yamaoka et al.
patent: 2004/0232567 (2004-11-01), Ikeda
patent: 11-039879 (1999-02-01), None
patent: 2003-132683 (2003-05-01), None
patent: 2004-349530 (2004-12-01), None
Mizuno et al., “A 18μA-Standby-Current 1.8V 200MHz Microprocessor with Self Substrate-Biased Data-Retention Mode”, 1999 IEEE International Solid-State Circuits Conference Digest of Technical Papers, ISSCC99/Session 16/ Paper TP 16.4, pp. 280-281.
Shiba Kazuyoshi
Taniguchi Yasuhiro
Chaudhari Chandra
Miles & Stockbridge P.C.
Renesas Electronics Corporation
LandOfFree
Method of manufacturing a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4315144