Non-volatile memory device and method of operation therefor

Details Non-volatile memory device and method of operation therefor Non-volatile memory device and method of operation therefor

2009-08-07

2011-11-01

Pham, Ly D (Department: 2827)

Static information storage and retrieval

Read/write circuit

Particular read circuit

C365S185030, C365S185050

Reexamination Certificate

active

08050115

ABSTRACT:
In one embodiment, the non-volatile memory device includes a plurality of normal memory cells, and at least one flag memory cell associated with one of the plurality of normal memory cells. A normal page buffer is configured to store data read from one of the plurality of normal memory cells. The normal page buffer includes a main latch storing the read data. A control circuit is configured to selectively change data stored in the main latch during a read operation based on a state of the flag memory cell.

REFERENCES:
patent: 5671178 (1997-09-01), Park et al.
patent: 5996041 (1999-11-01), Kim
patent: 6288935 (2001-09-01), Shibata
patent: 6426892 (2002-07-01), Shibata
patent: 6456528 (2002-09-01), Chen
patent: 6496412 (2002-12-01), Shibata
patent: 6522580 (2003-02-01), Chen et al.
patent: 6671204 (2003-12-01), Im
patent: 6717857 (2004-04-01), Byeon et al.
patent: 6807095 (2004-10-01), Chen et al.
patent: 6813184 (2004-11-01), Lee
patent: 6876578 (2005-04-01), Shibata et al.
patent: 6925004 (2005-08-01), Shibata et al.
patent: 7292474 (2007-11-01), Lino et al.
patent: 2002/0085419 (2002-07-01), Kwon et al.
patent: 2003/0076719 (2003-04-01), Byeon et al.
patent: 2005/0018488 (2005-01-01), Kim et al.
patent: 2005/0078519 (2005-04-01), Shiga
patent: 2005/0207220 (2005-09-01), Takeuchi
patent: 2005/0232011 (2005-10-01), Lee et al.
patent: 2006/0181928 (2006-08-01), Lee et al.
patent: 2006/0215473 (2006-09-01), Dietrich
patent: 2006/0261929 (2006-11-01), Hein
patent: 2007/0260817 (2007-11-01), Ha
patent: 2008/0080260 (2008-04-01), Seong
patent: 1565034 (2005-01-01), None
patent: 2004-192789 (2004-07-01), None
patent: 2005-032431 (2005-02-01), None
patent: 1020030011248 (2003-02-01), None
patent: 1020040048344 (2004-06-01), None
patent: 1020050007653 (2005-01-01), None
Cho et al., “A Dual-Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes” IEEE J. of Solid-State Circuits, vol. 36, No. 11, Nov. 2001.
Takeuchi et al., “A Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories” IEEE J. of Solid-State Circuits, vol. 33, No. 8, Aug. 1998.
Jung et el., “A 177-mm2 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications” IEEE J. of Solid-State Circuits, vol. 31, No. 11, Nov. 1996.

Affiliated with

Also associated with

Rating

Non-volatile memory device and method of operation therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile memory device and method of operation therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory device and method of operation therefor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4284314