Multilayered semiconductor wafer and process for...

Details Multilayered semiconductor wafer and process for... Multilayered semiconductor wafer and process for...

2007-08-22

2011-10-18

Landau, Matthew (Department: 2813)

Semiconductor device manufacturing: process

Bonding of plural semiconductor substrates

C257SE21122, C257SE21335, C257SE21211, C257SE29104

Reexamination Certificate

active

08039361

ABSTRACT:
The invention relates to a process for manufacturing a multilayered semiconductor wafer comprising a handle wafer (5) and a layer (40) comprising silicon carbide bonded to the handle wafer (5), the process comprising the steps of: a) providing a handle wafer (5), b) providing a donor wafer (1) comprising a donor layer (2) and a remainder (3) of the donor wafer, the donor layer (2) comprising monocrystalline silicon, e) bonding the donor layer (2) of the donor wafer (1) to the handle wafer (5), and f) removing the remainder (3) of the donor wafer in order to expose the donor layer (2) which remains bonded to the handle wafer (5), the process being characterized by further steps of c) implanting carbon ions into the donor layer (2) in order to produce a layer (4) comprising implanted carbon, and d) heat-treating the donor layer (2) comprising the layer (4) comprising implanted carbon in order to form a silicon carbide donor layer (44) in at least part of the donor layer (2). The invention also relates to a multilayered semiconductor wafer comprising a handle wafer (5) and a silicon carbide donor layer (44) which is bonded to the handle wafer (5), wherein the silicon carbide donor layer (44) is free of twins and free of additional silicon carbide polytypes, as determined by X-ray diffraction.

REFERENCES:
patent: 5374564 (1994-12-01), Bruel
patent: 6328796 (2001-12-01), Kub et al.
patent: 6391799 (2002-05-01), Di Cioccio
patent: 2004/0004271 (2004-01-01), Fukuda et al.
patent: 2005/0255709 (2005-11-01), Lee
patent: 2006/0267024 (2006-11-01), Murphy et al.
patent: 1727190 (2006-11-01), None
patent: 2774214 (1998-01-01), None
patent: 2001308026 (2001-11-01), None
patent: 03/034484 (2003-04-01), None
J.K.N. Lindner, Silicone Carbide—Recent Major Advances, pp. 251-267, springer Verlag, Aug. 2004.
Mendez et al., “Planar Defects, Voids and their Relationship in 3C—SiC Layers”, Materials Science Forum, vols. 483-485 (2005), pp. 189-192.
Zetterling et al., “Process Technology for Silicon Carbide Devices,” EMIS Processing Series 2, Chapter 2, pp. 39-40, (2002).
Takashi et al, “Comparative Study of Heteroepitaxially and Homoepitaxillay Grown 3C-SiC Films”, Material Science Forum, vols. 389-393 (2002), pp. 323-326.

Affiliated with

Also associated with

Rating

Multilayered semiconductor wafer and process for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multilayered semiconductor wafer and process for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilayered semiconductor wafer and process for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4265084