Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2010-11-18
2011-11-15
Louie, Wai Sing (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S154000, C438S188000, C438S199000, C438S211000, C438S261000, C438S396000, C257SE21423
Reexamination Certificate
active
08058131
ABSTRACT:
A semiconductor integrated circuit device includes a substrate, a nonvolatile memory device formed in a memory cell region of the substrate, and a semiconductor device formed in a device region of the substrate. The nonvolatile memory device has a multilayer gate electrode structure including a tunnel insulating film and a floating gate electrode formed thereon. The floating gate electrode has sidewall surfaces covered with a protection insulating film. The semiconductor device has a gate insulating film and a gate electrode formed thereon. A bird's beak structure is formed of a thermal oxide film at an interface of the tunnel insulating film and the floating gate electrode, the bird's beak structure penetrating into the floating gate electrode along the interface from the sidewall faces of the floating gate electrode, and the gate insulating film is interposed between the substrate and the gate electrode to have a substantially uniform thickness.
REFERENCES:
patent: 5404037 (1995-04-01), Manley
patent: 5445980 (1995-08-01), Komori et al.
patent: 5506159 (1996-04-01), Enomoto
patent: 5517443 (1996-05-01), Liu et al.
patent: 5841174 (1998-11-01), Arai
patent: 5847427 (1998-12-01), Hagiwara
patent: 5879990 (1999-03-01), Dormans et al.
patent: 5911105 (1999-06-01), Sasaki
patent: 5963808 (1999-10-01), Lu et al.
patent: 6004829 (1999-12-01), Chang et al.
patent: 6027971 (2000-02-01), Cho et al.
patent: 6165846 (2000-12-01), Carns et al.
patent: 6166953 (2000-12-01), Matsubara et al.
patent: 6180457 (2001-01-01), Shin et al.
patent: 6251728 (2001-06-01), Patelmo et al.
patent: 6274430 (2001-08-01), Jan et al.
patent: 6274901 (2001-08-01), Odake et al.
patent: 6294430 (2001-09-01), Fastow et al.
patent: 6362049 (2002-03-01), Cagnina et al.
patent: 6370059 (2002-04-01), Kato et al.
patent: 6373749 (2002-04-01), Atsumi et al.
patent: 6406959 (2002-06-01), Prall et al.
patent: 6417044 (2002-07-01), Ono
patent: 6420232 (2002-07-01), Wu
patent: 6436765 (2002-08-01), Liou et al.
patent: 6544845 (2003-04-01), Yoo et al.
patent: 2001/0025981 (2001-10-01), Yoo et al.
patent: 2001/0026982 (2001-10-01), Doi et al.
patent: 2001/0038555 (2001-11-01), Kato
patent: 2001/0040822 (2001-11-01), Kato et al.
patent: 2003/0011695 (2003-01-01), Roustaei
patent: 2003/0111695 (2003-06-01), Kanamori
patent: 3-20661 (1991-09-01), None
patent: 3-206661 (1991-09-01), None
patent: 04-302174 (1992-10-01), None
patent: 7-130893 (1995-05-01), None
patent: 8-107157 (1996-04-01), None
patent: 09-298281 (1997-11-01), None
patent: 2001-007227 (2001-01-01), None
patent: 2001-156273 (2001-06-01), None
Japanese Office Action dated Jun. 1, 2010, issued in corresponding Japanese Patent Application No. 2001-205188 (With Partial English Translation).
European Office Action dated Sep. 10, 2009, issued in corresponding European Patent Application No. 02290504.6.
European Office Action dated Jan. 21, 2009, issued in corresponding European Patent Application No. 02 290 504.6-1235.
International Business Machines, “A single-layer Polysilicon EEPROM memory cell using diffusion gate”; Jan. 1, 1999; Research Disclosure. Mason Publications, Hampshire, GB, XP007123866; ISSN: 0374-4353.pOLYSILICON.
European Search Report dated Dec. 22, 2008, issued in corresponding Application No. 08105801.8-1235.
Chinese Office Action dated May 9, 2008, issued in corresponding Chinese Patent Application No. 200710078922.4.
Japanese Office Action dated Mar. 15, 2011, issued in corresponding Japanese Patent Application No. 2001-205188.
Hashimoto Hiroshi
Takahashi Koji
Fujitsu Semiconductor Limited
Louie Wai Sing
Westerman Hattori Daniels & Adrian LLP
LandOfFree
Semiconductor integrated circuit device and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4253454