Dynamic programmable delay selection circuit and method

Details Dynamic programmable delay selection circuit and method Dynamic programmable delay selection circuit and method

2007-12-21

2010-12-07

Suryawanshi, Suresh K (Department: 2115)

Electrical computers and digital processing systems: support

Synchronization of clock or timing signals, data, or pulses

Using delay

C713S400000, C713S500000

Reexamination Certificate

active

07849346

ABSTRACT:
A controller may include a measurement circuit configured to generate a proxy signal representing delay variations in the controller. The measurement circuit may also generate a measurement value from the proxy signal. A control circuit may be configured to convert the measurement value into a control value. A delay circuit may be adjusted by the control value to alter an amount of delay of a signal.

REFERENCES:
patent: 3846761 (1974-11-01), Matsuoka et al.
patent: 5030946 (1991-07-01), Yamamura
patent: 5890100 (1999-03-01), Crayford
patent: 5943206 (1999-08-01), Crayford
patent: 6011749 (2000-01-01), Roth et al.
patent: 6160542 (2000-12-01), Hwang
patent: 7164415 (2007-01-01), Ooishi et al.
patent: 7496781 (2009-02-01), Tamura et al.
patent: 2002/0159303 (2002-10-01), Ware et al.
“Double Data Rage Delay Line,” SA 14-2394-00, IBM Microelectronics Division, Dec. 10, 1999, 25 pages.
“DDR SDRAM Functionality and Controller Read Data Capture,” Micron Technology, Inc. DesignLine vol. 8, Issue 3, 1999, 24 pages.

Affiliated with

Also associated with

Rating

Dynamic programmable delay selection circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Dynamic programmable delay selection circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic programmable delay selection circuit and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4211660