Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2006-09-22
2010-12-21
Picardat, Kevin M (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S766000
Reexamination Certificate
active
07855459
ABSTRACT:
A semiconductor structure and a bonding method are disclosed that includes a device wafer, a substrate wafer, and a metal bonding system between the device wafer and the substrate wafer. The metal bonding system includes gold, tin, and nickel, and includes at least one discrete layer of gold and tin that is at least about 88 percent gold by weight.
REFERENCES:
patent: 3648357 (1972-03-01), Green, Jr.
patent: 4418857 (1983-12-01), Ainslie et al.
patent: 5197654 (1993-03-01), Katz et al.
patent: 5234153 (1993-08-01), Bacon et al.
patent: 5794839 (1998-08-01), Kimura et al.
patent: 6250541 (2001-06-01), Shangguan et al.
patent: 6335263 (2002-01-01), Cheung et al.
patent: 6527881 (2003-03-01), Kanematsu et al.
patent: 6691911 (2004-02-01), Iwai et al.
patent: 6744142 (2004-06-01), Lie et al.
patent: 6930389 (2005-08-01), Huang
patent: 7023089 (2006-04-01), Lu
patent: 7168608 (2007-01-01), Mei
patent: 2001/0004534 (2001-06-01), Carter-Coman et al.
patent: 2002/0045330 (2002-04-01), Angst et al.
patent: 2004/0201029 (2004-10-01), Yamane et al.
patent: 2004/0232439 (2004-11-01), Gibb et al.
patent: 2005/0072835 (2005-04-01), Choi et al.
patent: 2006/0049411 (2006-03-01), Nakamura et al.
patent: 2006/0060872 (2006-03-01), Edmond et al.
patent: 2006/0060874 (2006-03-01), Edmond et al.
patent: 2006/0060877 (2006-03-01), Edmond et al.
patent: 2006/0060879 (2006-03-01), Edmond
patent: 2006/0061974 (2006-03-01), Soga et al.
patent: 2006/0128118 (2006-06-01), Nagahama et al.
patent: 2006/0163590 (2006-07-01), Erchak et al.
patent: 2006/0189098 (2006-08-01), Edmond
patent: 2007/0141806 (2007-06-01), Uemura et al.
patent: 2008/0003777 (2008-01-01), Slater et al.
patent: 2006-140186 (2006-06-01), None
He et al, “Pulse Plating of Gold-Tin Alloys for Microelectronic and Optoelectronic Applications,” Plating and Surface Finishing ISSN 0360-3164, 2002, vol. 89, pp. 48-53.
International Search Report of foreign counterpart application No. PCT/US2008/072855, Dec. 3, 2008, 3 pages.
Labie et al., “Solid state diffusion in Cu-SN and Ni-Sn diffusion couples with flip-chip scale dimensions,” Intermetallics 15, Sep. 26, 2006, pp. 396-403.
Lee et al, “Study of Ni as a barrier metal in AuSn soldering application for laser chip.submount assembly,” J. Appl. Phys., vol. 72, No. 8, Oct. 15, 1992, pp. 3808-3815.
Correspondence dated Jul. 8, 2010 from Japanese associate forwarding office action Japanese Patent Application No. 2007-171846, 3 pages.
Neumann et al., “The Ternary System Au-Ni-Sn,” 1996, Journal of Solid State Chemistry, 123, pp. 203-207.
Hsu et al., “Phase equilibria of the Sn-Ag-Ni ternary system and interfacial reactions at the Sn-Ag/Ni joints,” 2004, Acta Materialia, 52, pp. 2541-2547.
Edmond John A.
Kong Hua-Shuang
Slater, Jr. David B.
Cree Inc.
Myers Bigel & Sibley & Sajovec
Picardat Kevin M
LandOfFree
Modified gold-tin system with increased melting temperature... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modified gold-tin system with increased melting temperature..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modified gold-tin system with increased melting temperature... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4161555