Methods and apparatuses for transient analyses of circuits

Details Methods and apparatuses for transient analyses of circuits Methods and apparatuses for transient analyses of circuits

2007-08-29

2009-12-01

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07627844

ABSTRACT:
Methods and apparatuses for transient analyses of a circuit using a hierarchical approach. In one embodiment, the cells are grouped locally on the power supply network according to average power dissipation. A time varying current of each cell group is estimated using a probabilistic approach to represent the cell group so that the probability of a more severe waveform for the current of the cell group is under a certain level. For example, the cells in a group are partitioned as switching cells and non-switching cells using cell toggle rates for the determination of the time varying current. The circuit model of the power supply network includes the current sources according to the estimated time varying currents for the cell groups, the power supply wire resistance, the power supply to ground wire capacitance, well capacitance and the de-coupling capacitance from non-switching cells.

REFERENCES:
patent: 5682320 (1997-10-01), Khouja et al.
patent: 5880968 (1999-03-01), Dedhia
patent: 6086629 (2000-07-01), McGettigan et al.
patent: 6345379 (2002-02-01), Khouja et al.
patent: 6559701 (2003-05-01), Dillon
patent: 6584606 (2003-06-01), Chiu et al.
patent: 6651229 (2003-11-01), Allen et al.
patent: 6687883 (2004-02-01), Cohn et al.
patent: 6711719 (2004-03-01), Cohn et al.
patent: 6876210 (2005-04-01), Shimazaki et al.
patent: 6898769 (2005-05-01), Nassif et al.
patent: 6941258 (2005-09-01), Van Heijningen et al.
patent: 7000214 (2006-02-01), Iadanza et al.
patent: 7137080 (2006-11-01), Acar et al.
patent: 2002/0022951 (2002-02-01), Heijningen et al.
patent: 2002/0133792 (2002-09-01), Raghunathan et al.
patent: 2004/0030511 (2004-02-01), Tien et al.
patent: 2004/0083011 (2004-04-01), Ganz et al.
patent: 2005/0028127 (2005-02-01), Mauersberger
patent: 2005/0091623 (2005-04-01), Zettler et al.
patent: 2005/0097494 (2005-05-01), Kitahara et al.
patent: 2005/0138588 (2005-06-01), Frenkil
patent: 2006/0031795 (2006-02-01), Rahmat et al.
Howard Chen and David D. Ling, “Power supply noise analysis and methodology for deep-submicron VLSI chip design,” inProc. DAC, pp. 638-643, 1997.
Abhijit Dharchoudhury, et al., “Design and analysis of power distribution networks in PowerPC microprocessors,” inProc. DAC, pp. 738-743, 1998.
Yi-Min Jiang, et al., “VIP—an input pattern generator for identifying critical voltage drop for deep submicron designs,” inISLPED, pp. 156-161, 1999.
Angela Krstic C and Kwang-Ting (Tim) Cheng, “Vector generation for maximum instantaneous current through supply lines for CMOS circuits,” inProc. DAC, pp. 383-388, 1997.
Sani R. Nassif and Joseph N. Kozhaya, “Fast power grid simulation,” inProc. DAC, pp. 156-161, 2000.
Tsung-Hao Chen and Charlie Chung-Ping Chen, “Efficient large-scale power grid analysis based on pre-conditioned Krylov-subpace iterative methods,” inProc. DAC, 2001.
Narain D. Arora, et al., “Modeling and extraction of interconnect capacitance for multilayer VLSI circuits,”IEEE Tran. On Computer Aided Des. Of Integrated Circuits and Systems, vol. 15, pp. 58-67, 1996.
SYNOPYS, “Star-RCXT: Fast, Accurate, 3-D Full-Chip Extraction”, copyright 2003.
Sequence Design, Inc., “Columbus—RLC Extraction for Nanometer SoC Design”, copyright 2005.

Affiliated with

Also associated with

Rating

Methods and apparatuses for transient analyses of circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatuses for transient analyses of circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatuses for transient analyses of circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4149395