Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1998-08-14
1999-06-15
Niebling, John F.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438626, 438627, 438628, 438629, 438631, 438633, 438643, 438644, 438645, 438648, 438653, 438654, 438656, 438672, 438675, 438688, H01L 214763
Patent
active
059131411
ABSTRACT:
Disclosed is an aluminum filled via hole for use in a semiconductor interconnect structure. The aluminum filled via hole of the semiconductor interconnect structure includes a first patterned metallization layer lying over a first dielectric layer. A second dielectric layer overlying the first patterned metallization layer and the first dielectric layer. An aluminum filled via hole defined through the second dielectric layer and in contact with the first patterned metallization layer. The aluminum filled via hole has an electromigration barrier cap over a topmost portion of the aluminum filled via hole that is substantially level with the second dielectric layer. The electromigration barrier cap having a thickness of between about 500 angstroms and about 2,500 angstroms.
Niebling John F.
VLSI Technology Inc.
Zarneke David A
LandOfFree
Reliable interconnect via structures and methods for making the does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Reliable interconnect via structures and methods for making the , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Reliable interconnect via structures and methods for making the will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-410001