Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-06-29
2009-12-22
Pham, Thanh V (Department: 2894)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S257000, C438S595000, C257SE21680, C257SE29129
Reexamination Certificate
active
07635629
ABSTRACT:
A method of manufacturing a non-volatile memory device includes forming a conductive layer to form a gate on a semiconductor substrate; forming a hard mask over the conductive layer; patterning the hard mask and the conductive layer of a cell region to form the gate; partially recessing the hard mask using a mask through which a peripheral region is opened; and patterning the recessed hard mask and the conductive layer of the peripheral region to form the gate.
REFERENCES:
patent: 6077738 (2000-06-01), Lee et al.
patent: 2002/0061616 (2002-05-01), Kim et al.
patent: 2006/0035437 (2006-02-01), Mitsuhira et al.
patent: 2007/0102731 (2007-05-01), Sakagami
patent: 1020010004893 (2001-01-01), None
patent: 1020010004893 (2001-01-01), None
patent: 1020010058617 (2001-07-01), None
patent: 1020010059136 (2001-07-01), None
patent: 1020020007865 (2002-01-01), None
patent: 1020030000665 (2003-01-01), None
patent: 1020030010212 (2003-02-01), None
patent: 1020040077044 (2004-09-01), None
Hynix / Semiconductor Inc.
Ligai Maria
Pham Thanh V
Townsend and Townsend / and Crew LLP
LandOfFree
Method of manufacturing non-volatile memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing non-volatile memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing non-volatile memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4086051