Separately controlled scan paths of functional registers...

Details Separately controlled scan paths of functional registers... Separately controlled scan paths of functional registers...

2006-11-15

2009-02-17

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

Reexamination Certificate

active

07493539

ABSTRACT:
Plural scan test paths (401) are provided to reduce power consumed during testing such as combinational logic (101). A state machine (408) operates according to plural shift states (500) to control each scan path in capturing data from response outputs of the combinational logic and then shifting one bit at a time to reduce the capacitive and constant state power consumed by shifting the scan paths.

REFERENCES:
patent: 4947395 (1990-08-01), Bullinger et al.
patent: 5428622 (1995-06-01), Kuban et al.
patent: 6158032 (2000-12-01), Currier et al.
patent: 6316959 (2001-11-01), Onodera
patent: 6327685 (2001-12-01), Koprowski et al.
patent: 6594802 (2003-07-01), Ricchetti et al.
“Two techniques for minimizing power dissipation in scan circuitsduring test application” by Chakravarty et al. This paper appears in: Test Symposium, 1994., Proceedings of the Third Asian Publication Date: Nov. 15-17, 1994 On pp. 324-329 ISBN: 0-8186-6690-0 INSPEC Accession No. 4868998.

Affiliated with

Also associated with

Rating

Separately controlled scan paths of functional registers... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Separately controlled scan paths of functional registers..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Separately controlled scan paths of functional registers... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4064245