Processes providing high and low threshold p-type and n-type...

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S197000, C438S289000, C257SE21050, C257SE21315, C257SE21633

Reexamination Certificate

active

07569449

ABSTRACT:
Methods of fabricating negative-channel metal-oxide semiconductor (NMOS) devices and positive-channel metal-oxide semiconductor (PMOS) devices having complementary threshold voltages are described. Elements of lower-threshold voltage NMOS devices are formed at first locations on a substrate. Elements of higher-threshold voltage PMOS devices are formed at second locations on the substrate. Elements of higher-threshold voltage NMOS devices and elements of lower-threshold PMOS devices are formed by adding a same amount of p-type dopant at selected locations chosen from the first and second locations.

REFERENCES:
patent: 3783052 (1974-01-01), Fisher
patent: 5291052 (1994-03-01), Kim et al.
patent: 5311078 (1994-05-01), Makino
patent: 5407849 (1995-04-01), Khambaty et al.
patent: 5493251 (1996-02-01), Khambaty et al.
patent: 5668487 (1997-09-01), Chonan
patent: 5723357 (1998-03-01), Huang
patent: 5821778 (1998-10-01), Bosshart
patent: 5854494 (1998-12-01), Yamazaki et al.
patent: 5863831 (1999-01-01), Ling et al.
patent: 5989949 (1999-11-01), Kim et al.
patent: 6028333 (2000-02-01), Yamazaki et al.
patent: 6372590 (2002-04-01), Nayak et al.
patent: 6953713 (2005-10-01), Yamazaki et al.
patent: 7115462 (2006-10-01), Early
USPTO Notice of Allowance for U.S. Appl. No. 11/543,580, dated Nov. 18, 2008.
USPTO Notice of Allowance for U.S. Appl. No. 10/306,414, dated May 12, 2006.
USPTO Final Rejection for U.S. Appl. No. 10/306,414, dated Feb. 8, 2006.
USPTO Non-Final Rejection for U.S. Appl. No. 10/306,414, dated Aug. 23, 2005.
USPTO Advisory Action for U.S. Appl. No. 10/306,414, dated May 5, 2005.
USPTO Final Rejection for U.S. Appl. No. 10/306,414, dated Feb. 8, 2005.
USPTO Non-Final Rejection for U.S. Appl. No. 10/306,414, dated Mar. 26, 2004.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Processes providing high and low threshold p-type and n-type... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processes providing high and low threshold p-type and n-type..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processes providing high and low threshold p-type and n-type... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4058597

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.